University of Kentucky

UKnowledge
Theses and Dissertations--Electrical and
Computer Engineering

Electrical and Computer Engineering

2012

ENERGY-AWARE OPTIMIZATION FOR EMBEDDED SYSTEMS WITH
CHIP MULTIPROCESSOR AND PHASE-CHANGE MEMORY
Jiayin Li
University of Kentucky, lijiayin1983@gmail.com

Right click to open a feedback form in a new tab to let us know how this document benefits you.

Recommended Citation
Li, Jiayin, "ENERGY-AWARE OPTIMIZATION FOR EMBEDDED SYSTEMS WITH CHIP MULTIPROCESSOR
AND PHASE-CHANGE MEMORY" (2012). Theses and Dissertations--Electrical and Computer Engineering.
7.
https://uknowledge.uky.edu/ece_etds/7

This Doctoral Dissertation is brought to you for free and open access by the Electrical and Computer Engineering at
UKnowledge. It has been accepted for inclusion in Theses and Dissertations--Electrical and Computer Engineering
by an authorized administrator of UKnowledge. For more information, please contact UKnowledge@lsv.uky.edu.

STUDENT AGREEMENT:
I represent that my thesis or dissertation and abstract are my original work. Proper attribution
has been given to all outside sources. I understand that I am solely responsible for obtaining
any needed copyright permissions. I have obtained and attached hereto needed written
permission statements(s) from the owner(s) of each third-party copyrighted matter to be
included in my work, allowing electronic distribution (if such use is not permitted by the fair use
doctrine).
I hereby grant to The University of Kentucky and its agents the non-exclusive license to archive
and make accessible my work in whole or in part in all forms of media, now or hereafter known.
I agree that the document mentioned above may be made available immediately for worldwide
access unless a preapproved embargo applies.
I retain all other ownership rights to the copyright of my work. I also retain the right to use in
future works (such as articles or books) all or part of my work. I understand that I am free to
register the copyright to my work.
REVIEW, APPROVAL AND ACCEPTANCE
The document mentioned above has been reviewed and accepted by the student’s advisor, on
behalf of the advisory committee, and by the Director of Graduate Studies (DGS), on behalf of
the program; we verify that this is the final, approved version of the student’s dissertation
including all changes required by the advisory committee. The undersigned agree to abide by
the statements above.
Jiayin Li, Student
Dr. Meikang Qiu, Major Professor
Dr. Zhi David Chen, Director of Graduate Studies

ENERGY-AWARE OPTIMIZATION FOR EMBEDDED SYSTEMS WITH CHIP
MULTIPROCESSOR AND PHASE-CHANGE MEMORY

DISSERTATION
A dissertation submitted in partial
fulfillment of the requirements for the
degree of Doctor of Philosophy in the
College of Engineering at the
University of Kentucky
By
Jiayin Li
Lexington, Kentucky
Director: Dr. Meikang Qiu, Professor of Electrical and Computer Engineering
Lexington, Kentucky 2012

c
Copyright⃝
Jiayin Li 2012

ABSTRACT OF DISSERTATION

ENERGY-AWARE OPTIMIZATION FOR EMBEDDED SYSTEMS WITH CHIP
MULTIPROCESSOR AND PHASE-CHANGE MEMORY
Over the last two decades, functions of the embedded systems have evolved from simple real-time control and monitoring to more complicated services. Embedded systems
equipped with powerful chips can provide the performance that computationally demanding information processing applications need. However, due to the power issue, the easy
way to gain increasing performance by scaling up chip frequencies is no longer feasible.
Recently, low-power architecture designs have been the main trend in embedded system
designs.
In this dissertation, we present our approaches to attack the energy-related issues in
embedded system designs, such as thermal issues in the 3D chip multiprocessor (CMP),
the endurance issue in the phase-change memory(PCM), the battery issue in the embedded
system designs, the impact of inaccurate information in embedded system, and the cloud
computing to move the workload to remote cloud computing facilities.
We propose a real-time constrained task scheduling method to reduce peak temperature
on a 3D CMP, including an online 3D CMP temperature prediction model and a set of algorithm for scheduling tasks to different cores in order to minimize the peak temperature on
chip. To address the challenging issues in applying PCM in embedded systems, we propose
a PCM main memory optimization mechanism through the utilization of the scratch pad
memory (SPM). Furthermore, we propose an MLC/SLC configuration optimization algorithm to enhance the efficiency of the hybrid DRAM + PCM memory. We also propose an
energy-aware task scheduling algorithm for parallel computing in mobile systems powered
by batteries.
When scheduling tasks in embedded systems, we make the scheduling decisions based
on information, such as estimated execution time of tasks. Therefore, we design an evaluation method for impacts of inaccurate information on the resource allocation in embedded
systems. Finally, in order to move workload from embedded systems to remote cloud computing facility, we present a resource optimization mechanism in heterogeneous federated
multi-cloud systems. And we also propose two online dynamic algorithms for resource
allocation and task scheduling. We consider the resource contention in the task scheduling.
KEYWORDS: Embedded system, CMP, memory, battery, cloud computing
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Chapter 1 Introduction

Over the last two decades, functions of embedded systems have evolved from simple realtime control and monitoring to more complicated services running on smartphones, such
as multi-media streaming, on-line shopping, and banking. Embedded systems have high
influence on both the system industry and our daily life. Embedded systems equipped with
powerful chips, such as multi-core processors, high-capacity memories, and high-speed
I/O interfaces, can provide the performance that computationally demanding information
processing application need. Designs from Nvidia already have demonstrated the power of
a quad-core processor for smartphones.
Meanwhile, computer architectures have been evolved rapidly in the last five decades,
in terms of computational power and architecture complexity, thanks to the fast development of semiconductor fabrication techniques. The transistor density doubles every eighteen months. However, due to the power issue, the easy way to gain increasing performance
by scaling up chip frequencies is no longer feasible. Recently, low-power architecture designs have been the main trend in computer architecture research, especially in embedded
system designs.
The major energy consuming components in embedded systems are the processor and
the memory. Therefore, extra research efforts should be focused on the energy-aware optimization in processors and memory architectures in embedded systems. Meanwhile, since
most of the embedded systems, such as wireless sensors and mobile devices, are powered
by batteries, the battery-aware optimization is another method in low-power embedded
system designs.
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1.1

Power related issues in the embedded system architecture

Chip multiprocessors (CMP) have been widely used in Embedded Systems due to tremendous computation requirements in the modern embedded processing. The primary goals
for microprocessor designers are to increase the integration density and achieve higher
performance without correspondingly increases in frequency. However, traditional two dimensional (2D) planar CMOS fabrication processes are poor at communication latency and
integration density. The three dimensional (3D) CMOS fabrication technology is one of the
solutions for faster communication and more functionalities on chip. More functional units
can be implemented while stacking two or more silicon layers in a CMP. Meanwhile, the
vertical distance is shorter than the horizontal distance in a multi-layer chip [1, 2], which
makes the systems more tight. The concern with regard to the on-chip temperature is increasing in CMP design. Higher power consumption leads to higher on-chip temperature.
Meanwhile, high on-chip temperature impacts circuit reliability, energy consumption, and
system cost. Research shows that a 10 to 15∘ C increase of operation temperature reduces
the lifetime of the chip by half [3].
Memory architecture is another key track in low-power embedded system designs. In
the last three decades, dynamic RAM (DRAM), as the major technique of the main memory, has become one of the primary energy consuming parts of the embedded systems [4,5].
For example, 2GB of DRAM consumes 3W to 6W, which is equivalent to the total power
consumption of the Atom processor [6]. Meanwhile, it has also been reaching its scalability limits [7]. As the memory demands of applications keep increasing, the size of DRAM
equipped in a system needs to be larger and larger. However, DRAM requires some specific architecture solutions to address some drawback issues [6]. These specific architecture
solutions cause extra costs that are the major reason of the scalability limit in DRAM.
Phase-change memory (PCM) is emerging as a promising DRAM alternative technique,
featuring many attractive advantages, such as high density, non-volatility, positive response
to increasing temperature, zero standby leakage, and excellent scalability [5, 8–11]. PCM
2

switches its chalcogenide material between the amorphous and the crystalline states. Detecting the resistances of different states, data is stored in PCM devices. The application of
heat that is required by the switch between states can be provided by using the electrical
pulses. Researchers have stated that PCM has more robust scalability beyond 40 nm than
DRAM does [12]. And a 32-nm device prototype has been demonstrated [13].
Even though PCM is alternative to DRAM as the main memory, large efforts are needed
to surmount the disadvantage of PCM. PCM access latencies, especially in writes, are
slower than those of DRAM. In the read access, PCM is 2x-4x slower than DRAM. Moreover, PCM displays asymmetric timings for reads/writes, which means writes in PCM need
5x-10x more time than reads do. Due to the fact that phase changes in PCM are induced
by injecting current into the chalcogenide material and heating it, writes are the primary
wear mechanism and the most energy-consuming mechanism in the PCM. The number of
writes performed before the cell is not able to perform reliably ranges from 108 to 109 .
Writes in PCM limits both the performance and the lifetime of PCM. Therefore, reducing
the number of writes can both increase the lifetime of the PCM and decrease the energy
consumption in the memory architecture.
Another attracting property of PCM is that multiple bits can be stored in one single
PCM cell, called Multi-Level Cell (MLC). PCM can provide four times more density than
DRAM [10]. Recently, several studies [8, 14–16] have advocated for the MLC PCM memory architecture. The difference of resistance between the two states of the chalcogenide
material is usually 3 orders of magnitude [16]. By precisely dividing this gap into several
levels, one PCM cell can store more than one bit data. Therefore, the scalability of the
PCM memory is four times higher than that of DRAM.
When the MLC technique can enhance the scalability of the PCM memory, this improvement comes at a high price. The degradation of performance and endurance of the
PCM memory as well as the increase in energy consumption are the major drawbacks of
the MLC techniques [16]. As the number of bits stored a single PCM cell increases, the
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number of levels divided in this cell increases exponentially. For example, a 4 bits/cell
MLC has total sixteen levels of resistance values. In this case, due to the 8 times smaller
resistance difference between two consecutive levels, a more precise resistance detection
method is required in this MLC, compared to the one used in the single-level cell (SLC). In
the write operation in the MLC, the “program and verify” procedure is applied repeatedly
until the resistance is programmed correctively in the target level [4, 14]. The repeated
programming current pulses in the “program and verify” cause high power consumption
in the PCM memory. In addition, these repeated pulses applied in the MLC make the already poor endurance of the PCM memory even worse [16]. Thus, the SLC PCM provides
higher performance with less power consumption and longer lifetime, while the MLC PCM
enhances the memory capacity without increasing the number of PCM cells.
Due to the increasingly energy consuming processor and memory in the embedded system, the lifetime of battery in the embedded system has also become a significant challenge
in the embedded system design. In the recent two decades, the increase of processor speed
is much bigger than the increase of energy density of battery. At the distributed embedded
system point of view, scheduling tasks across different embedded devices with the consideration of battery behaviors can provide the balance between the performance of the whole
system and the lifetime of the battery in different embedded devices.
When scheduling tasks in embedded systems, we make the scheduling decisions based
on information, such as estimated execution time of tasks. However, when estimated task
execution time is calculated by using inaccurate information, estimated tasks execution
times may be different from actual ones. Therefore, decisions generated by estimated task
execution times may not be robust and the resource allocation is not able to guarantee
the given level of Quality of ServiceQoS. Therefore, we need to measure the impacts of
inaccurate information on the robustness of the system.
Another approach to reduce the energy consumption of embedded systems is to move
computation tasks to remote computing facilities. Cloud computing is a promising method,
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in which energy constrained embedded systems rent virtual machines from cloud providers
or data centers. The energy constrained embedded system simply works as a terminal, and
virtual machines in the remote cloud provider are rented to actually execute tasks. In this
case, the embedded system, as a terminal, does not require a significant amount of energy.
And a number of virtual machines can be rented based on the computational demand of
tasks. As embedded systems are widely used in various fields, the demand of cloud computing for embedded systems may increase exponentially. Therefore, the resource capacity
of a single cloud provider may not be enough when a number of embedded system clients
submit their tasks to the cloud. Thus, to collaborate more than one cloud in a cloud platform, we need to investigate the resource allocation mechanism in multi-cloud platform
and provide optimization methods for the cloud services.

1.2

Contributions

In this dissertation, we present our approaches to attack energy-related issues in embedded
system designs, such as thermal issues in the 3D CMP chip, endurance issues in PCM, the
battery issue in the embedded system design, the impact of inaccurate information in embedded system, and the cloud computing to move the workload to remote cloud computing
facilities. The contributions are listed as the following:
∙ We propose a real-time constrained task scheduling method to reduce peak temperature on a 3D CMP. First of all, we develop an online 3D CMP temperature prediction
model. Based on this model, we further design a set of algorithms for scheduling
tasks to different cores in order to minimize the peak temperature on chip.
∙ We propose a PCM main memory optimization mechanism through the utilization of
the Scratch Pad memory (SPM). The SPM is a small size on-chip memory mapped
into the memory address space disjoint from the off-chip memory, such as the PCM
main memory. We design an Integer Linear Programming (ILP) algorithm for schedul-
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ing memory activities among the SPMs and the PCM main memory. In our ILP algorithm, unnecessary writes are eliminated. Instead, the data copies are shared among
the SPMs.
∙ We propose an MLC/SLC configuration optimization algorithm to enhance the efficiency of the hybrid DRAM + PCM memory. Embedded systems are designed to
execute specific applications. Optimizing the PCM configuration based on the characteristics of applications can further enhance the efficiency of the main memory in
embedded CMP systems. We present a set of algorithms for both task scheduling
and MLC/SLC PCM mode configuration.
∙ We further propose a energy-aware task scheduling algorithm for parallel computing
in mobile systems powered by batteries. With a model of battery behaviors, we
develop a energy-aware task scheduling algorithm to optimize the performance while
satisfying the lifetime constraint of batteries.
∙ We design an evaluation method for impacts of inaccurate information on resource
allocation in embedded systems. We propose a systematic way of measuring the
robustness degradation and evaluate how inaccurate probability parameters affect
the robustness of resource allocations. Furthermore, we compare the performance
of three widely used greedy heuristics when using the inaccurate information with
simulations.
∙ We present a resource optimization mechanism in heterogeneous federated multicloud systems. And we also propose two online dynamic algorithms for resource
allocation and task scheduling. We consider the resource contention in the task
scheduling.
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1.3

Outline

The rest of the dissertation is organized as follows: Chapter 2 propose an online thermal prediction model for 3D chips. Novel task scheduling algorithms based on rotation
scheduling is proposed to reduce the peak temperature on chip. In Chapter 3, we present
the SPM based memory mechanism and an ILP memory activities scheduling algorithm to
prolong the lifetime of the PCM memory in embedded systems. We also design four optimization algorithms for embedded systems equipped with the MLC/SLC PCM + DRAM
hybrid memory in Chapter 4. In our proposed algorithms, we not only schedule and assign
tasks to cores in the CMP system, but also provide a hybrid memory configuration that balances the hybrid memory performance as well as the efficiency. Chapter 5 discusses battery
behaviors in embedded systems. We present a systematic system model for task scheduling in embedded system equipped with Dynamic Voltage Scaling (DVS) processors and
energy harvesting techniques. We propose the three-phase algorithms to obtain task schedules giving shorter total execution time while satisfying the lifetime constraints. Chapter 7
proposed a resource optimization mechanism in heterogeneous federated multi-cloud systems and two online dynamic algorithms for resource allocation and task scheduling. We
discuss how inaccurate probability parameters affect the robustness of resource allocations
in the distributed embedded system network in Chapter 6. We propose a systematic way
of measuring the robustness degradation and comparing the performance of three widely
used greedy heuristics when using the inaccurate information with simulations. We conclude this dissertation in Chapter 8.
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Chapter 2 Thermal-Aware Task Scheduling in CMP

Chip multiprocessor (CMP) techniques have been implemented in embedded systems due
to tremendous computation requirements. The three-dimension (3D) CMP architecture
has been studied recently for integrating more functionalities and providing higher performance. The high temperature on chip is a critical issue for the 3D architecture. In this
chapter, we propose an online thermal prediction model for 3D chips. Using this model,
we propose novel task scheduling algorithms based on the rotation scheduling to reduce the
peak temperature on chip. We consider data dependencies, especially inter-iteration dependencies that are not well considered in most of the current thermal-aware task scheduling
algorithms. Our simulation results show that our algorithms can efficiently reduce the peak
temperature up to 8.1∘ C.

2.1

Introduction

Chip multiprocessors (CMP) have been widely used in Embedded Systems for Interactive
Multimedia Services (ES-IMS) due to tremendous computation requirements in modern
embedded processing. The primary goals for microprocessor designers are to increase the
integration density and achieve higher performance without correspondingly increases in
frequency. However, traditional two dimensional (2D) planar CMOS fabrication processes
are poor at communication latency and integration density. The three dimensional (3D)
CMOS fabrication technology is one of the solutions for faster communication and more
functionalities on chip. More functional units can be implemented while stacking two or
more silicon layers in a CMP. Meanwhile, the vertical distance is shorter than the horizontal
distance in a multi-layer chip [1, 2], which makes the systems more tight.
In CMPs, high on-chip temperature impacts circuit reliability, energy consumption, and
system cost. Research shows that a 10 to 15∘ C increase of operation temperature reduces
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the lifetime of the chip by half [3]. The increasing temperature causes the leakage current
of a chip to increase exponentially. Also, the cooling cost increases significantly, which
amounts to a considerable portion of the total cost of the computer system. The 3D CMP
architecture magnifies the thermal problem, due to the fact that the cross-sectional power
density increases linearly with the number of stacked silicon layers, causing more serious
thermal problems.
To mitigate the thermal problem, Dynamic Thermal Management (DTM) techniques,
such as Dynamic Voltage and Frequency Scaling (DVFS), have been developed at the architecture level. When the temperature of the processor is higher than a threshold, DTM
can reduce the processor power and control the temperature of the processor. With DTM,
the system performance is degraded inevitably. Another way to alleviate the thermal problem of the processor is to use the operation system level task scheduling mechanism.
They either arrange the task execution order in a designated manner, or migrate “hot”
threads across cores to achieve thermal balance. However, most of these thermal-aware
task scheduling methods focus on independent tasks or tasks without inter-iteration dependencies. Applications in modern ES-IMS often consist of a number of tasks with data
dependencies, including inter-iteration dependencies. Therefore, it is important to consider
the data dependencies in the thermal-aware task scheduling.
In this chapter, we propose real-time constrained task scheduling algorithms to reduce
the peak temperature in the 3D CMP. The proposed algorithms are based on the rotation
scheduling [17], which optimizes the execution order of dependent tasks in a loop. The
main contributions of this chapter include:
1. We present an online 3D CMP temperature prediction model.
2. We also propose task scheduling algorithms to reduce the peak temperature. The
data dependencies, especially inter-iteration dependencies in the application are well
considered in our proposed algorithms.
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The organization of this chapter is as follows. In Section 2.2, we discuss works related
to this topic. Then, models for task scheduling in 3D CMPs are presented in Section 2.3.
A motivational example is given in Section 2.4. We propose our algorithms in Section 2.5,
followed by experimental results in Section 2.6. Finally, Section 2.7 conclude the chapter.

2.2

Related work

Energy-aware task scheduling has been widely studied in the literature. Weiser et al. first
discussed the problem of task scheduling to reduce the processor energy consumption in
[18]. An off-line scheduling algorithm for task scheduling with variable processor speeds
was proposed in [19]. But tasks considered in these papers are independent tasks. Authors
in [20] proposed several schemes to dynamically adjust the processor speed with slack
reclamation based on the DVS technique. A scheme for the processor speed management
at branches was presented in [21] based on the ratio of the longest path to the taken paths for
the branch statement to the end of the program. However, the studies above only consider
the uniprocessor system.
Recently, energy reduction has become an important issue in parallel systems. Research in [22, 23] focused on heterogeneous mobile ad hoc grid environments. Authors in
those works studied the static resource allocation for the application composed of communicating subtasks in an ad-hoc grid. However, the goal of the allocation in those works is to
minimize the average percentage of energy consumed by the application to execute across
the machines, while meeting an application execution time constraint. This goal may lead
to some cases in which some machines may consume much more energy than the others,
even though the average consumption is minimized. Therefore, approaches proposed in
those works cannot guarantee the satisfaction of the temperature constraint.
Authors in [24] proposed two task scheduling algorithms for embedded system with
heterogeneous functional units. One of them is optimal and the other is near-optimal
heuristic. The task execution time information was stochastically modeled. In [25], the
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authors proposed a loop scheduling algorithm for voltage assignment problem in embedded system. The research in [26] focused on modeling task execution time as a probabilistic
random variable. Two optimal algorithms, one for uniprocessor and one for multiprocessor
system, were presented to solve the voltage assignment with probability problem. The goal
of these algorithms is to minimize the expected total energy consumption while satisfying
the timing constraint. However, none of them consider thermal issues on processors.
In chip design stage, several techniques are implemented for thermal-aware optimization. Authors in [27, 28] proposed different thermal-aware floorplanning algorithms. For
floorplanning on 3D chips, several other approaches are proposed recently [29–32]. The
authors in [33] proposed the controlling Thin-Film Thermoeletric cooling (TFTECs) from
the microarchitecture for an enhanced DTM in multi-core architectures. Research in [34]
focuses in improving the efficiency of heat removal.
Job allocation and scheduling is another approach to reduce temperature on-chip. Several temperature-aware algorithms were presented in [35–42] recently. The Adapt3D approach in [37] assigns the upcoming job to the coolest core to achieve thermal balance.
The method in [41] is to wrap up aligned cores into super core. Then the hottest job is
assigned to the coolest super core. The power and thermal management framework is proposed in [38] for memory subsystem. In [39], a thermal management scheme incorporates
temperature prediction information and runtime workload characterization to perform efficient thermally aware scheduling. A scheduling scheme based on mathematic analysis is
proposed on [40]. Authors in [42] present a slack selection algorithm for thermal-aware
dynamic frequency scaling. But none of these approaches considers data dependencies in
an application.
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(a)

(b)

(c)

(d)

Figure 2.1: Thermal model for the 3D chip. (a) A Fourier thermal model of a single block.
(b) The cross sectional view of a 3D chip. (c) The horizontal and vertical heat model, where
the 𝐶𝑎1 to 𝐶𝑏3 are the IDs of the six cores in this example, the 𝑅𝑎 to 𝑅𝑐 are the vertical heat
conductances, and 𝑅1 to 𝑅3 are the horizontal heat conductances. (d) The corresponding
Fourier thermal model.
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2.3

Model and Background

Thermal model
The Fourier heat flow analysis is the standard method of modeling heat conduction for
circuit-level and architecture-level IC chip thermal analysis [40]. It is analogous to George
Simon Ohm’s method of modeling electrical current. A basic Fourier model of heat conduction in a single block on a chip is shown in Fig. 2.1(a). In this model, the power
dissipation is similar to the current source and the ambient temperature is analogous to the
voltage source. The heat conductance of this block is a linear function of conductivity of its
material and its cross-sectional area divided by its length. It is equivalent to the electrical
conductance. And the heat capacitance of this block is analogous to the electrical capacitance. Assuming there is a block on a chip with heat parameters as shown in Fig. 2.1(a).
The Fourier heat flow analysis model is

𝐶

𝑑(𝑇 (𝑡) − 𝑇𝑎𝑚𝑏 )
𝑇 (𝑡) − 𝑇𝑎𝑚𝑏
=𝑃−
𝑑𝑡
𝑅

(2.1)

𝐶 is the heat conductance of this block. 𝑇 (𝑡) is the temperature of that block at time 𝑡.
𝑇𝑎𝑚𝑏 is the ambient temperature, 𝑃 is the power dissipation, and 𝑅 is the heat resistance.
By solving this differential equation, we get the temperature of that block as follows:

𝑇 (𝑡) = 𝑃 × 𝑅 + 𝑇𝑎𝑚𝑏 − (𝑃 × 𝑅 + 𝑇𝑎𝑚𝑏 − 𝑇𝑖𝑛𝑖𝑡 )𝑒−𝑡/𝑅𝐶

(2.2)

𝑇𝑖𝑛𝑖𝑡 is the initial temperature of that block.
Considering there is a task 𝑎 running on this block and the corresponding power consumption is 𝑃𝑎 , we can predict the temperature of the block by equation (2.2). Assuming
that the execution time of 𝑎 is 𝑡𝑎 , we get the temperature of the block when 𝑎 is finished:
𝑇 (𝑡𝑎 ) = 𝑃𝑎 × 𝑅 + 𝑇𝑎𝑚𝑏 − (𝑃𝑎 × 𝑅 + 𝑇𝑎𝑚𝑏 − 𝑇𝑖𝑛𝑖𝑡 )𝑒−𝑡𝑎 /𝑅𝐶

(2.3)

When the execution of task 𝑎 goes infinite, the temperature of this block reaches a stable
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state, 𝑇𝑠𝑠 , which is shown as follows:
𝑇𝑠𝑠 = 𝑃𝑎 × 𝑅 + 𝑇𝑎𝑚𝑏

(2.4)

Substituting equation (2.4) in equation (2.3), we can get an alternative way of predicting
the finish temperature of task 𝑎 running on that block:
𝑇 (𝑡𝑎 ) = (𝑇𝑠𝑠 − 𝑇𝑖𝑛𝑖𝑡 )(1 − 𝑒−𝑡𝑎 /𝑅𝐶 ) + 𝑇𝑖𝑛𝑖𝑡

(2.5)

We can further simplify equation (2.5) as follows:
𝑇 (𝑡𝑎 ) = (𝑇𝑠𝑠 − 𝑇𝑖𝑛𝑖𝑡 )(1 − 𝑒−𝑏𝑡𝑎 ) + 𝑇𝑖𝑛𝑖𝑡

(2.6)

where 𝑏 = 1/𝑅𝐶.
The 3D CMP and the core stack
A 3D CMP consists of multiple layers of active silicon. On each layer, there exist one
or more processing units, which we call cores. Fig. 2.1(b) shows a basic multi-layer 3D
chip structure. A heat sink is attached to the top of the chip to remove the heat from the
chip more efficiently. The horizontal lateral heat conductance is approximately 0.4 W/K
(i.e. “𝑅𝑎 ” in Fig. 2.1(c)), much less the conductance between two vertically aligned cores
(approximately 6.67 W/K, i.e. “𝑅2 ” in Fig. 2.1(c)) [40]. The temperature values of vertically aligned cores are highly correlated, compared with the temperatures of horizontally
adjacent cores.
Therefore, for the online temperature prediction model used in our scheduling algorithms, we ignore the horizontal lateral heat conductance. Note that, even though we ignore
this heat conductance in our model, the simulator used in our experiment is a general thermal simulator that considers both the horizontal lateral heat conductance and the vertical
conductance. The efficiency of our low-computation model is tested through this general
thermal simulator in our experiment. We call a set of vertically aligned cores as a core
stack. Cores in a core stack are highly thermal correlated. The high temperature of a core
14

caused by heavy loading will also increase the temperatures of other cores in the core stack.
For cores in a core stack, the distances from them to the heat sink are different. Considering
a number 𝑘 of cores in a core stack, where core 𝑘 is the furthest from the heat sink and core
1 is the closest to the heat sink; the stable state temperature of the core 𝑗 (𝑗 ≤ 𝑘) can be
calculated as,
𝑇𝑠𝑠 (𝑗) =

𝑗
𝑘
∑
∑
𝑃𝑙 × 𝑅𝑖 ) + 𝑇𝑎𝑚𝑏
(
𝑖=1

(2.7)

𝑙=𝑖

where 𝑃𝑙 is the power consumption of the core 𝑙 and 𝑅𝑖 is the inter-layer thermal conductance between cores 𝑖 − 1 and 𝑖 (see Fig. 2.1(d)).
In order to predict the finish temperature of task 𝑎 running on core 𝑗 online, we approximate this finish temperature 𝑇𝑗 (𝑡𝑎 ) by substituting equation (2.7) in equation (2.5)
as

𝑗
𝑘
∑
∑
𝑇𝑗 (𝑡𝑎 ) = ( (
𝑃𝑙 × 𝑅𝑖 ) + 𝑇𝑎𝑚𝑏 − 𝑇𝑖𝑛𝑖𝑡 𝑗 )
𝑖=1

𝑙=𝑖
−𝑡𝑎 /𝑅𝑗 𝐶𝑗

×(1 − 𝑒

) + 𝑇𝑖𝑛𝑖𝑡 𝑗

(2.8)

Application model
A Data-Flow Graph (DFG) is used to model an embedded system application. A DFG
typically consists of a set of vertices 𝑉 , each of which represents a task in the application,
and a set of edges 𝐸, showing the dependencies among the tasks. The edge set 𝐸 contains
edges 𝑒𝑖𝑗 for each task 𝑣𝑖 ∈ 𝑉 that task 𝑣𝑗 ∈ 𝑉 depends on. The weight of a vertex 𝑣𝑖
represents the task type of task 𝑖. In our model, the number of tasks may be larger than the
number of task types. And the tasks with the same task type have the same execution time.
Also the weight of an edge 𝑒𝑖𝑗 means the size of data which is produced by 𝑣𝑖 and required
by 𝑣𝑗 .
We use a cyclic DFG to represent a loop of an application in this chapter. In a cyclic
DFG, a delay function 𝑑(𝑒𝑖𝑗 ) defines the number of delays for edge 𝑒𝑖𝑗 . For example,
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assuming 𝑑(𝑒𝑎𝑏 ) = 1 is the delay function of the edge from task 𝑎 to 𝑏, which means the
task 𝑏 in the 𝑖𝑡ℎ iteration depends on the task 𝑎 in the (𝑖 − 1)𝑡ℎ iteration. In a cyclic DFG,
edges without delay represent the intra-iteration data dependencies, while the edges with
delays represent the inter-iteration dependencies. An example of a cyclic DFG is shown in
Fig. 2.2(a) where one delay is denoted as a bar. There is a real-time constraint 𝐿, which
is the deadline of finishing one period of the application. To generate a schedule of tasks
in a loop, we use the static direct acyclic graph (DAG). A static DAG is a repeated pattern
of an execution of the corresponding loop. For a given cyclic DFG, a static DAG can be
obtained by removing all edges with delays.
Retiming is a scheduling technique for cyclic DFGs considering inter-iteration dependencies [17]. Retiming can optimize the cycle period of a cyclic DFG by distributing
the delays evenly. For a given cyclic DFG 𝐺, the retiming function 𝑟(𝐺) is a function
from the vertices set 𝑉 to integers. For a vertex 𝑢𝑖 of 𝐺, 𝑟(𝑢𝑖 ) defines the number of
delays drawn from each of the incoming edges of node 𝑢𝑖 and pushed to all of the outgoing edges. Let a cyclic DFG 𝐺𝑟 be the cyclic DFG retimed by 𝑟(𝐺), then for a edge 𝑒𝑖𝑗 ,
𝑑𝑟 (𝑒𝑖𝑗 ) = 𝑑(𝑒𝑖𝑗 ) + 𝑟(𝑣𝑖 ) − 𝑟(𝑣𝑗 ), where 𝑑𝑟 (𝑒) is the new delay function of edge 𝑒𝑖𝑗 after
retiming and 𝑑(𝑒𝑖𝑗 ) is the original delay function.
Energy model
We consider the CMP in which each core is featuring the DVFS technique. In order to
reduce the energy consumption, the DVFS technique jointly decreases the processor speed
and the supply voltage. Research in [43] shows that the decrease in processor voltage
causes nearly linear increase in execution time and approximately quadratic decrease in
energy consumption. Without loss of generality, we assume that each core has three DVFS
modes, denoted as 𝐿1 , 𝐿2 and 𝐿3 , respectively. 𝐿1 has the slowest frequency and the lowest
supply voltage, while the 𝐿3 has the fastest frequency and the highest supply voltage. Note
that our approach is general enough for the number of DVFS modes larger than four. Our
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algorithms are not limited by the assumption of the DVFS modes numbers in the system.
Assume we know the power consumption and the execution time of different tasks running on different cores. We use a two-dimensional matrix 𝐸𝑃 to represent this information.
We assume the CMP system has heterogeneous cores, which is a more general assumption
compared to the homogeneous CMP. When applying our approach in the homogeneous
CMP system, we only need to set execution time of a given task on every core as the same.
There are two values in each entry of the 𝐸𝑃 matrix, one is execution time and the other
is power consumption. For example, 𝑒𝑝𝑖𝑗 = {𝑒𝑖𝑗 , 𝑝𝑖𝑗 } is one entry of the 𝐸𝑃 matrix. 𝑒𝑖𝑗 is
the execution time of task 𝑖 running on core 𝑗, while 𝑝𝑖𝑗 is the power consumption.
2.4

Motivational Example

An example of task scheduling in CMP
We first give an example of task scheduling in a multi-core chip. We schedule an application (see Fig. 2.2(c)) in a two-core embedded system. A DFG representing this application
is shown in Fig. 2.2(a). There are two different cores in one layer. The execution times (𝑡)
and the stable state temperatures (𝑇𝑠𝑠 ) of each task in this application running on different
cores are shown in Fig. 2.2(b). For simplicity, we provide the stable state temperatures instead of power consumptions in this example, and we assume the value of b (see equation
(2.6)) in each core is the same: 0.025. We also assume the initial temperatures and the
ambient temperatures are 50∘ C.
List scheduling solution
We first generate a schedule through the list-scheduling algorithm. Fig. 2.3(b) shows a
static DAG, which is transformed from the DFG (see Fig. 2.3(a)) by removing the delay
edge. For the DAG of this example, we can get the assigning order as {A, B, C, D, E}. For
a task, we can calculate the peak temperatures when it is executed on different cores based
on equation (2.5). Then tasks are assigned in a specific order to the core that can finish it
17

(a)

(b)

(c)

Figure 2.2: An example of task scheduling in a multi-core chip. (a) The DFG of an application. (b) The characteristics of the tasks. (c) The pseudo code of this application.

at the coolest temperature. In the list scheduling, a task assigning order is generated based
on the node information in the DAG, and the tasks are assigned to the “coolest” cores in
that order. A schedule is generated as Fig. 2.3(c). With the equation (2.5), we can get the
peak temperature of each task as Fig. 2.3(d). Task A has the highest peak temperatures in
the first two iterations. In the first iteration, task A starts at the temperature of 50∘ C and
ends at the temperature of 80.84∘ C. In the second iteration, task A starts immediately after
the first iteration of task E finishes, which means it starts at the temperature of 67.89∘ C.
Since it has a higher initial temperature, the peak temperature (82.50∘ C) in this iteration is
higher.
Our solution
Our proposed algorithm uses rotation scheduling to further reduce peak temperature. From
the schedule in Fig. 2.3(c), we can find that Task A is the first tasks executed in core P0,
and Task A has inter-iteration data dependency with Task E. In this case, we can implement
the rotation scheduling and Task A is the proper candidate for rotation. In Fig. 2.4(a), we
transform the original DFG into a new DFG by moving a delay from edge 𝑒𝐸𝐴 to edges
𝑒𝐴𝐵 and 𝑒𝐴𝐶 . The new corresponding static DAG is shown in Fig. 2.4(b). In this new
DAG, there are two parts: node A and the rest nodes. There is no dependency between
node A and the rest nodes. The new pseudo code of this new DFG is shown in Fig. 2.4(c),
18

(a)

(b)

(c)

(d)

Figure 2.3: List Scheduling in a multi-core chip. (a) The DFG. (b) The static DAG. (c) The
schedule generated by list scheduling. (d) The peak temperature (∘ C) of each task.

where the operation “A[i+1]=TaskA(E[i-1]);” can be placed anywhere in the loop, due to
its independence. More details of the rotation scheduling are shown in Algorithm 2.7 of
Section 2.5.
In this case, we can first assign the dependent nodes (B to E) to cores with the same
policy used in the list scheduling. Tasks B, C and D are assigned to core P1 at the time
slot of [0, 205]. And task E is scheduled to run on core P0 at [205, 255]. In this partial
schedule, we discover that there are three time slots at which we can schedule task A. One
is the idle gap of core P0 at [0, 205], another is the time slot after task E is done (time
255) on P0, and the last one is time slot after task D (time 205) on P1. Because the peak
temperature of task A is the lowest when running in the idle gap of core P0 at [0, 205], this
time slot is selected. Task A runs after the last iteration of task E, so the longer the idle gap
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between them, the cooler the initial temperature at which task A starts. Thus, we schedule
task A’s starting time at 110. A schedule is shown in Fig. 2.4(d). In this schedule, the peak
temperature is 81∘ C when task A is running in the second iteration (see Fig. 2.4(e)). Our
approach reduces the peak temperature by 1.5∘ C. Moreover, the total execution time of one
iteration is only 255, while the total execution time generate by list scheduling is 350.

(a)

(b)

(d)

(c)

(e)

Figure 2.4: Rotation Scheduling in a multi-core chip. (a) The retimed DFG. (b) The new
static DAG. (c) The pseudo code of the retimed DFG. (d) The schedule generated by our
proposed algorithm. (e) The peak temperature (∘ C) of each task.

In the next section, we will discuss our thermal-aware task scheduling algorithm with
more details.

2.5

Thermal-aware task scheduling algorithm

In this section, we propose an algorithm, TARS (Thermal-Aware Rotation Scheduling), to
solve the minimum peak temperature without violating real-time constraints problem. By
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repeatedly rotating down delays in DFG, more flexible static DAGs are generated. For each
static DAG, a greedy heuristic approach is used to generate a schedule with minimum peak
temperature. Then the best schedule is selected among the schedules generated previously.
The TARS Algorithm
Algorithm 2.1 The TARS algorithm
Input: A DFG, the rotation times R.
Output: A schedule 𝑆, the retiming function 𝑟.
1: rot cnt ← 0 /*Rotation counter.*/
2: Initial 𝑆𝑚𝑖𝑛 , 𝑟𝑚𝑖𝑛 , 𝑃 𝑇𝑚𝑖𝑛 , 𝑟𝑐𝑢𝑟 /*The optimal schedule, the according retiming function, the according peak temperature and the current retiming function*/
3: while rot cnt < R do
4:
Transform the current DFG to a static DAG
5:
Schedule tasks with dependencies. /* using the PTMM algorithm or PTLS algorithm
*/
6:
Schedule independent tasks, using the MPTSS algorithm
7:
Scale the frequencies, using the PPS algorithm /* A schedule 𝑆𝑐𝑢𝑟 for the current
DFG is generated */
8:
Get the peak temperature 𝑃 𝑇𝑐𝑢𝑟 of the current schedule
9:
if 𝑃 𝑇𝑐𝑢𝑟 < 𝑃 𝑇𝑚𝑖𝑛 and 𝑆𝑐𝑢𝑟 meets the real-time constraint then
10:
𝑆𝑚𝑖𝑛 ← 𝑆𝑐𝑢𝑟 , 𝑟𝑚𝑖𝑛 ← 𝑟𝑐𝑢𝑟 , 𝑃 𝑇𝑚𝑖𝑛 ← 𝑃 𝑇𝑐𝑢𝑟
11:
end if
12:
Use RS algorithm to get a new retiming function 𝑟𝑐𝑢𝑟
13:
Get the new DFG based on 𝑟𝑐𝑢𝑟
14:
𝑅←𝑅+1
15: end while
16: Output the 𝑆𝑚𝑖𝑛 , 𝑟𝑐𝑢𝑟
In the TARS algorithm shown in Algorithm 2.1, we will try to rotate the original DFG
by R times. In each rotation, we get the static DAG from the rotated DFG by deleting
the delay edges in DFG. A static DAG usually consists of two kinds of tasks. One kind
of tasks are the tasks with dependencies, like the tasks B, C, D, and E in Fig. 2.4(b).
The other kind of tasks are the independent tasks, like the task A in Fig. 2.4(b). The
independent tasks do not have any intra-iteration relation with other tasks. Below, we first
present two algorithms, the PTMM algorithm and the PTLS algorithm, to assign tasks with
dependencies.
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The PTMM algorithm
The Peak Temperature Min-Min (PTMM) algorithm is designed to schedule the tasks with
dependencies. Min-Min is a popular greedy algorithm [44]. The original Min-Min algorithm does not consider the dependencies among tasks. Therefore, in the Min-Min baseline
algorithm used in this chapter, we need to update the assignable task set in every step to
maintain the task dependencies. We define the assignable task as the unassigned task
whose predecessors all have been assigned. Since the temperatures of the cores in a core
stack are highly correlated in 3D CMP, we need to schedule tasks with consideration of
vertical thermal impacts. When we consider assigning a task 𝑇𝑖 to core 𝐶𝑗 , we calculate
the peak temperatures of cores in the core stack of 𝐶𝑗 during the 𝑇𝑖 running on 𝐶𝑗 , based
on the equation (2.8).
Let 𝑇𝑚𝑎𝑥 (𝑖, 𝑗) be the maximum value of the peak temperatures in the core stack. When
we decide the assigning of 𝑇𝑖 , we calculate all the 𝑇𝑚𝑎𝑥 (𝑖, 𝑗), 𝑓 𝑜𝑟 𝑗 = 𝑒𝑣𝑒𝑟𝑦 𝑐𝑜𝑟𝑒. Due
to the fact that the available times and the power characteristics of different cores in the
same core stack may not be identical, the peak temperatures of the given core stack may
be various when assigning the same task to different cores of this core stack respectively.
Let 𝐶𝑚𝑖𝑛 be the core with minimum 𝑇𝑚𝑎𝑥 (𝑖, 𝑗). In each step in PTMM, we first find all the
assignable tasks. Then we will form a pair <𝑇𝑖 , 𝐶𝑚𝑖𝑛 > for every assignable task. Only the
<𝑇𝑖 , 𝐶𝑚𝑖𝑛 > pair which gives the minimum 𝑇𝑚𝑎𝑥 (𝑖, 𝑗) will be assigned accordingly. And
we also schedule the start execution time of 𝑇𝑖 as the time when the predecessors of 𝑇𝑖 are
done and core 𝐶𝑚𝑖𝑛 is ready. The PTMM is shown as Algorithm 2.2.
The PTLS algorithm
The Peak Temperature List Scheduling (PTLS) algorithm is another algorithm that we use
to schedule the tasks with dependencies. In the PTLS, we first list the tasks in a priority
list considering the data dependencies (see the Algorithm 2.3). Some definition used in
the Task Listing (TL) algorithm is provided as following. The Earliest Start Time (EST)
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Algorithm 2.2 The PTMM algorithm
Input: A static DAG 𝐺, 𝑚 different cores, 𝐸𝑃 matrix.
Output: A schedule generated by PTMM.
1: Form a set of assignable tasks 𝑃
2: while 𝑃 is not empty do
3:
for 𝑡 = every task in 𝑃 do
4:
for 𝑗 = 1 to 𝑚 do
5:
Calculate the peak temperatures of cores in the core stack of 𝐶𝑗 , assuming 𝑡 is
running on 𝐶𝑗 . And find the minimum peak temperature 𝑇𝑚𝑎𝑥 (𝑡, 𝑗)
6:
end for
7:
Find the core 𝐶𝑚𝑖𝑛 (𝑡) giving the minimum peak temperature 𝑇𝑚𝑎𝑥 (𝑡, 𝑗)
8:
Form a task-core pair as <𝑡, 𝐶𝑚𝑖𝑛 (𝑡)>
9:
end for
10:
Choose the task-core pair <𝑡𝑚𝑖𝑛 , 𝐶𝑚𝑖𝑛 (𝑡𝑚𝑖𝑛 )> which gives the minimum
𝑇𝑚𝑎𝑥 (𝑡, 𝐶𝑚𝑖𝑛 (𝑡))
11:
Assign task 𝑡𝑚𝑖𝑛 to core 𝐶𝑚𝑖𝑛 (𝑡𝑚𝑖𝑛 )
12:
Schedule the start time of 𝑡𝑚𝑖𝑛 as the time when all the predecessors of 𝑡𝑚𝑖𝑛 are
finished and 𝐶𝑚𝑖𝑛 (𝑡𝑚𝑖𝑛 ) is ready
13:
Update the assignable task set 𝑃
14:
Update time slot table of core 𝐶𝑚𝑖𝑛 (𝑡𝑚𝑖𝑛 ) and the expected finish time of 𝑡𝑚𝑖𝑛
15: end while
and the Latest Start Time (LST) of a task are shown as in equation (2.9) and (2.10). The
entry-tasks have EST equals to 0. And the LST of the exit-tasks equal to their EST.
𝐸𝑆𝑇 (𝑖) =

𝐿𝑆𝑇 (𝑖) =

max {𝐸𝑆𝑇 (𝑚) + 𝐴𝑇 (𝑚)}

(2.9)

min {𝐿𝑆𝑇 (𝑚)} − 𝐴𝑇 (𝑖)

(2.10)

𝑚∈𝑝𝑟𝑒𝑑(𝑖)

𝑚∈𝑠𝑢𝑐𝑐(𝑖)

where 𝐴𝑇 (𝑖) is the average execution time of task 𝑖. The critical node (CN) is a set of
vertices in the DAG of which EST and LST are equal.
After a priority list is generated, we assign the tasks, in the order of the priority list, to
the core with the minimum peak temperature (see the Algorithm 2.4).
The MPTSS algorithm
Using one of the PTMM and the PTLS algorithm, we can get a partial schedule, in which
the tasks with dependencies are assigned and scheduled. We need to further assign the
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Algorithm 2.3 The TL algorithm
Input: A static DAG, Average execution time 𝐴𝑇 of every task in the DAG.
Output: An assigning order of tasks 𝑃 .
1: /*List tasks with dependencies*/
2: Calculate the EST and the LST of every task which has dependencies
3: Empty list 𝑃 and stack 𝑆, and pull all tasks with dependencies in the list of task 𝑈
4: Push the CN task into stack 𝑆 in the decreasing order of their LST, and remove them
from 𝑈
5: while The stack 𝑆 is not empty do
6:
if top (𝑆) has immediate predecessors in 𝑈 then
7:
𝑆 ←the immediate predecessor with least LST
8:
Remove this immediate predecessor from 𝑈
9:
else
10:
𝑃 ← top (𝑆)
11:
Pop top (𝑆)
12:
end if
13: end while
14: /*List independent tasks*/
15: Push independent tasks in 𝑃 in the decreasing order of their power consumptions.

Algorithm 2.4 The PTLS algorithm
Input: An priority list of tasks with dependencies 𝑃 , 𝑚 different cores, 𝐸𝑃 matrix.
Output: A schedule generated by MPT.
1: while The list 𝑃 is not empty do
2:
𝑡 = top (𝑃 )
3:
for 𝑗 = 1 to 𝑚 do
4:
Calculate the peak temperatures of cores in the core stack of 𝐶𝑗 , assuming 𝑡 is
running on 𝐶𝑗 . And find the minimum peak temperature 𝑇𝑚𝑎𝑥 (𝑡, 𝑗)
5:
end for
6:
Find the core 𝐶𝑚𝑖𝑛 giving the minimum peak temperature 𝑇𝑚𝑎𝑥 (𝑡, 𝑗)
7:
Assign task 𝑡 to core 𝐶𝑚𝑖𝑛
8:
Schedule the start time of 𝑡 as the time when all the predecessors of 𝑡 are finished
and 𝐶𝑚𝑖𝑛 is ready
9:
Remove 𝑡 from 𝑃
10:
Update time slot table of core 𝐶𝑚𝑖𝑛 and the expected finish time of 𝑡
11: end while
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independent tasks in the static DAG. Since the independent tasks do not have any intraiteration relations with others, they can be scheduled to any possible time slots of the cores.
In the Minimum Peak Temperature Slot Selection (MPTSS) algorithm, we assign the independent tasks in the decreasing order of their power consumption. Tasks with larger
power consumption likely generate higher temperatures. The higher assigning orders of
these tasks, the better fitting cores these tasks will be assigned to, and probably the lower
resulting peak temperature of the finial schedule.

Figure 2.5: An example of time slot set for an independent task

Before we assign an independent task 𝐴, as shown in Fig. 2.5, we first find all the idle
slots among all cores, forming a time slot set 𝑇 𝑆. In the example shown in Fig. 2.5, there
are four time slots indicated with circled numbers for task 𝐴. Two of them, i.e., time slot 1
and 2, are among the previously scheduled tasks. And the other two, i.e., time slot 3 and 4,
are at the end of cores’ schedules of one iteration. The time slots that are not long enough
for the execution of 𝐴 will be removed from 𝑇 𝑆. Then we calculate the peak temperature
of the according core stack 𝑇𝑚𝑎𝑥 (𝐴, 𝑐𝑜𝑟𝑒), which is defined in the PTMM algorithm, for
every time slot. One problem arise here: since the remain time slots are long enough for
the execution of 𝐴, we need to decide when to start the execution.
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We use two different schemes here. The first one is the As Early As Possible (AEAP),
which means the task 𝑇𝑖 should be scheduled to start at the beginning of that time slot.
The other one is As Late As Possible (ALAP), which means we should schedule the start
execution time of the task 𝑇𝑖 at a certain time so that 𝑇𝑖 will finish at the end of the time
slot. These two schemes result in different impacts on peak temperature.

(a)

(b)

(c)

Figure 2.6: An example of the AEAP scheme and the ALAP scheme. (a) The task X is
scheduled in a time slot in core i, (b) The task X is scheduled by the AEAP scheme, (c)
The task X is scheduled by the ALAP scheme.

Let us assume we are considering scheduling task 𝑋 to core 𝑖 in the time slot, which is
shown as a shadowed rectangle in Fig. 2.6(a), and tasks 𝐴 and 𝐵 are previously scheduled
on the beginning and the end of this time slot on core 𝑖. The AEAP scheme generates a
time gap between 𝑋 and 𝐵, as shown in Fig. 2.6(b). The temperature of core 𝑖 can be
cooled down during this time gap, i.e., 160 to 220. The ALAP scheme schedules 𝑋 right
before 𝐵 without any time gap, as shown in Fig. 2.6(c). So the initial temperature of 𝐵 is
lower with the AEAP scheme, i.e. the schedule in Fig. 2.6(b), than with the ALAP scheme,
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i.e. the schedule in Fig. 2.6(c), due to the cooling time gap (160 to 220) between the tasks
𝑋 and 𝐵.
Given a certain execution time of 𝐵, lower initial temperature leads to lower peak temperature. In addition, if the power consumption of 𝐵 is higher than the power consumption
of 𝑋, the peak temperature of 𝐵 is likely higher than the one of 𝑋, which means we should
try to cool down 𝐵 rather than 𝑋 in this case. Implementing the AEAP in scheduling 𝑋
can cool down the 𝑋 at most here. On the other hand, the ALAP can create a time gap
between 𝑋 and the task 𝐴 that is previously scheduled right before the time slot. This time
gap, e.g., the time gap 120 to 180, can reduce the initial temperature of 𝑋. So in the case
where the power consumption of 𝑋 is higher than the one of 𝐵, using ALAP can reduce
the peak temperature of 𝑋. Thus, when we consider scheduling a task to a time slot, we
will compare the power consumption of this task and the task previously scheduled right
after this time slot. If the task being scheduled has more power consumption, we will use
the ALAP scheme. Otherwise, the AEAP scheme will be implemented.
When we try to schedule tasks to the time slots which locates at the end of cores’
schedules, we will determine which scheme, either AEAP or ALAP, will be used based on
the power consumption comparison of this task and the task that will start first in the next
iteration. For example, in Fig. 2.5, when we try to schedule task 𝐴 to time slot 4, we will
compare the power consumptions of task 𝐴 and 𝐵. We will schedule a large enough time
slot for cooling down the task that needs more concern, i.e., the more power consuming
one between the task to be scheduled and the task starting first in the next iteration.
Another question arises: how large the cool time slot should be scheduled? We will predetermine a threshold cooling temperature 𝑇𝑐 . Then we will create a cooling time slot large
enough to let the more power consuming task cooling down to the threshold 𝑇𝑐 , without
violating the real-time constraint. The reason that we set the threshold temperature is that
when the temperature of a core is cooling down, it drops dramatically at the beginning, as
shown in Fig. 2.7. However, it becomes stable as the core continues to cool down. Hence, if
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Figure 2.7: Examples of cooling temperature on-chip. All three cooling temperatures start
from the initial temperature of 85∘ 𝐶 to the stable temperature of 50∘ 𝐶. We can observe
that the cooling speeds in these three scenarios are slowing down dramatically near the
threshold temperature 𝑇𝐶 .
we try to cool down the core completely, it will take a significantly long time. As shown in
Fig. 2.7, if we just need to reduce the core’s temperature to the threshold, i.e., the horizontal
dot line, it will be more time-efficient. We present our MPTSS algorithm in Algorithm 2.5.
The PPS algorithm
Once we get a full schedule from the previous steps, we can further reduce the peak temperature by dynamic frequency assignment. We assume that the frequencies of different cores
can be different and there are several frequencies options available for each core. From a
given schedule, we can predict the task which causes the peak temperature. We can further
decrease the peak temperature by changing the frequency assignment of the corresponding
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Algorithm 2.5 The MPTSS algorithm
Input: A partial schedule generated by PTMM, a set of independent tasks, 𝑚 different
cores, 𝐸𝑃 matrix.
Output: A schedule generated by MPTSS.
1: List independent tasks in a list 𝑃 in the decreasing order of their power consumption
2: while The list 𝑃 is not empty do
3:
𝑡 = top (𝑃 )
4:
Collect all the time slots which is long enough for 𝑡 across all cores, form a time slot
set 𝑇 𝑆.
5:
for Every time slot 𝑡𝑠𝑖 in 𝑇 𝑆 do
6:
𝑗 ← the according core of 𝑡𝑠𝑖
7:
Find the task 𝑡𝑛𝑒𝑥𝑡 which is schedule to start right after 𝑡𝑠𝑖 on the core 𝐶𝑗 .
8:
if 𝑃 𝑜𝑤𝑒𝑟(𝑡) < 𝑃 𝑜𝑤𝑒𝑟(𝑡𝑛𝑒𝑥𝑡 ) then
9:
Find the start time with the AEAP scheme
10:
else
11:
Find the start time with the ALAP scheme
12:
end if
13:
Get the 𝑇𝑚𝑎𝑥 (𝑡, 𝑗) /*similar to the one in PTMM*/
14:
end for
15:
Find the time slot 𝑡𝑠𝑚𝑖𝑛 giving the minimum peak temperature 𝑇𝑚𝑎𝑥 (𝑡, 𝑗)
16:
Assign task 𝑡 to core 𝐶𝑚𝑖𝑛 /*𝐶𝑚𝑖𝑛 is the core of time slot 𝑡𝑠𝑚𝑖𝑛 */
17:
Schedule the start time of 𝑡 in time slot 𝑡𝑠𝑚𝑖𝑛 based on the scheme selected in the if
statement (line 8)
18:
Remove 𝑡 from 𝑃
19:
Update time slot table of core 𝐶𝑚𝑖𝑛
20: end while
core when that task is running.
We propose our dynamic frequency assignment algorithm, called the Peak Point Scal-

ing (PPS), in Algorithm 2.6. Given a schedule, we first find the task with the highest peak
temperature over all the tasks. Then the core frequency when running this task is set to
one slower level. We calculate the period of this new schedule. If it meets the real-time
constraint, this new schedule is acceptable. Otherwise, dynamic frequency scaling cannot
reduce the peak temperature. If the new schedule is acceptable, then we find the task with
the highest peak temperature in the new schedule, and repeat the frequency scaling again.
This frequency scaling repeats until a schedule which violates the real-time constraint is
generated. We output the last version of the acceptable schedules.

29

Algorithm 2.6 The PPS algorithm
Input: An initial schedule 𝑆𝑖𝑛𝑖𝑡 , 𝐸𝑃 matrix, a real-time constraint 𝑇 𝐶
Output: A schedule generated by PPS.
1: 𝑆𝑡𝑒𝑚𝑝 ← 𝑆𝑖𝑛𝑖𝑡
2: while 𝑃 𝑒𝑟𝑖𝑜𝑑(𝑆𝑡𝑒𝑚𝑝 ) ≤ 𝑇 𝐶 do
3:
𝑆 ← 𝑆𝑡𝑒𝑚𝑝
4:
Find the task 𝑡𝑚𝑎𝑥 generating the highest peak temperature in 𝑆𝑡𝑒𝑚𝑝 , and the core
𝐶𝑚𝑎𝑥 which runs 𝑡𝑚𝑎𝑥
5:
if frequency of 𝐶𝑚𝑎𝑥 when running 𝑡𝑚𝑎𝑥 is the slowest level then
6:
Break
7:
end if
8:
Set the frequency of 𝐶𝑚𝑎𝑥 when running 𝑡𝑚𝑎𝑥 to one slower level
9:
Update 𝑆𝑡𝑒𝑚𝑝
10: end while
11: Output 𝑆
The RS algorithm
At the end of each iteration of the TARS algorithm, we create a new DFG by rotating
the current DFG. First, we need to form a set of rotation tasks. If a task is the first task
scheduled on a core and there is at least one delay in each of its incoming edge, this task is
a rotation task. The Rotation Scheduling (RS) algorithm is shown in Algorithm 2.7.
Fig. 2.8 shows an example of our RS algorithm. Assuming an initial DFG shown in
Fig. 2.8(a), we can transform the DFG into DAG by removing the edges with delays. Then
a schedule is generated by the algorithms presented in the previous subsections.
In the first rotation, we can find the task 𝐴 and 𝐶 are the first tasks executed in two
cores. So the rotation task set includes these two tasks. Since there is none delay on the
incoming edge and the outgoing edge of task 𝐶, we keep the edges of task 𝐶 unchanged.
For task 𝐴, there are three delays on its incoming edge, i.e. edge 𝑒𝐸𝐴 . Thus, in this rotation,
we reduce one delay on edge 𝑒𝐸𝐴 , and increase the delays of all three outgoing edges of
task 𝐴 by one, respectively, as shown in Fig. 2.8(b). We can find that task 𝐴 now becomes
independent in the corresponding DAG. A new schedule is generated based on this new
DAG. In this schedule, task 𝐵 and 𝐶 are the first tasks in two cores. These two tasks form
the set of rotation tasks in the next rotation.
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(a)

(b)

(c)

Figure 2.8: An example of the rotation scheduling. (a) The initial DFG, the corresponding
DAG and schedule. (b) The rotated DFG in the first rotation, the corresponding DAG
and schedule. (c) The rotated DFG in the second rotation, the corresponding DAG and
schedule.
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In the second rotation, the delays of the incoming edges of task 𝐵 and 𝐶, i.e., 𝑒𝐴𝐵 ,
𝑒𝐴𝐶 , are all reduced by one. The outgoing edges of task 𝐵 and 𝐶, i.e., 𝑒𝐵𝐷 , 𝑒𝐵𝐸 , and 𝑒𝐶𝐸 ,
increase their delays by one, as shown in Fig. 2.8(c). According to this new DFG, task 𝐷
and 𝐸 become independent. The third schedule is created in this rotation.
As shown in this example, the RS algorithm can redistribute the delays in the DFG.
Therefore, various DAGs can be reached. In these various DAGs, different tasks become
independent, which leads to diverse scheduling orders of tasks and different schedules. As
we implement the RS algorithm at the end of each iteration of our TARS algorithm, and
we repeat the TARS algorithm for a pre-determined number of iterations, we can select
the rotations with the best schedule among a number of schedules in the sense of reducing
peak temperature.
Algorithm 2.7 The RS algorithm
Input: An input DFG 𝐷𝑖𝑛 and a schedule 𝑆 based on 𝐷𝑖𝑛 , a retiming function 𝑟.
Output: An output DFG 𝐷𝑜𝑢𝑡 generated by rotation scheduling, a new retiming function
𝑟𝑛𝑒𝑤 .
1: Form the set of rotation tasks 𝑅𝑇 based on 𝐷𝑖𝑛 and 𝑆
2: for Every task 𝑡𝑖 in 𝑅𝑇 do
3:
Reduce one delay from every incoming edges of task 𝑡𝑖 in 𝐷𝑖𝑛
4:
Increase one delay from every outgoing edges of task 𝑡𝑖 in 𝐷𝑖𝑛
5:
𝑟(𝑡𝑖 ) ← 𝑟(𝑡𝑖 ) + 1
6: end for
7: 𝐷𝑜𝑢𝑡 ← 𝐷𝑖𝑛 and 𝑟𝑛𝑒𝑤 ← 𝑟

2.6

Experimental results

In this section, we present the experimental results of our algorithms. We develop our
experiments as follows: we first use a precise microprocessor simulator, Wattch 1.0.2 [45],
to get the execution and power characteristics of a set of benchmarks. Then we generate a
number of random DFGs consisting of this set of benchmarks. Task schedules and power
traces are created by our algorithm. We input these schedules and power traces into a
thermal analysis simulator, called Hotspot 4.1 [46]. Finally, we evaluate our algorithms
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with the comprehensive thermal analysis generated by Hotspot 4.1. All experiments are
conducted on Linux machine equipped with an Intel Core 2 Duo E8400 CPU and 3GB of
RAM.
Experiment setup
The 3D CMP architecture simulated in our experiments is a two-layer front-to-back architecture. There are eight Alpha 21264 (EV6) microprocessor cores in each layer with configuration as Table 2.1. We use per core DFVS in our simulation with three DVFS levels
(3.88GHz, 4.5GHz, and 5 GHz) configured based on the parameters of Alpha 21264 [47].
Table 2.1: Configuration of Alpha cores
Processor core
Core technology
Nominal frequency
L1 data cache
L1 instruction cache
L2 cache

Alpha 21264
65nm
5GHz
64K, 2-way
64K, 2-way
2M

We choose the SPEC CPU 2000 benchmark suite and the MiBench benchmark suite
in our experiment. The execution time and the power consumption of each benchmark on
Alpha core are tested through the Wattch 1.0.2 simulator with the above configuration. For
each benchmark, we run it under those three DFVS levels via out-of-order mode to get
the task characteristic of this benchmark. We generate 10 random DFG-based applications.
The tasks in these applications are randomly selected from the SPEC2000 and the MiBench
benchmarks. For each application, we set the real-time constraint 𝑇 𝐶 (i.e., deadline) as
follows:
𝑇𝐶 =

∑𝑁

𝑖=1 𝑡𝑖

𝑃

×𝑐

(2.11)

where 𝑁 is the number of tasks in this application, 𝑡𝑖 is the execution of time of task 𝑖
under the highest frequency, 𝑃 is the total number of cores, i.e., 16 in our simulation, and
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𝑐 is a constant which is set to 5, generating neither too tight nor too loose constraints.
Table 2.2: Thermal parameter for Hotspot
Layer
Silicon
TIM
Copper

Conductivity
100 𝑊/(𝑚 ⋅ 𝐾)
4 𝑊/(𝑚 ⋅ 𝐾)
400 𝑊/(𝑚 ⋅ 𝐾)

Capacitance per unit volumn
1.75 × 106 𝐽/(𝑚3 ⋅ 𝐾)
4.0 × 106 𝐽/(𝑚3 ⋅ 𝐾)
3.55 × 106 𝐽/(𝑚3 ⋅ 𝐾)

The thermal simulation is conducted in the Hotspot 4.1 simulator by using the power
consumption traces created by our program. In the Hotspot 4.1 simulator, the lateral and
vertical thermal interactions among adjacent core are all carefully considered and modeled.
As we mentioned above, the architecture model used in the Hotspot simulator is a twolayer architecture, in which the thickness of the top layer (the one far from the heat sink) is
50𝜇m, and the thickness of the bottom (the one close to the heat sink) is 300𝜇m. There is a
Thermal Interface Material (TIM) layer between these two layers. The core size is 4mm ×
8mm. Some other parameters is listed in Table 2.2. We also set the temperature parameters
as shown in Table 2.3 [48].
Table 2.3: Temperature parameter setting
Temperature parameter
Ambient temperature
Initial temperature
Critical temperature

Value
35∘ 𝐶
55∘ 𝐶
85∘ 𝐶

Peak temperature
As our algorithms are to reduce the peak temperature in 3D CMP architectures, we show
the average peak temperature of all 16 cores over 10 applications in Fig. 2.9. By comparing
the result of list scheduling, we find that both of our algorithms can reduce the peak temperatures. The PTLS based TARS reduces up to 7∘ C. And the PTMM based TARS is even
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Figure 2.9: Core peak temperatures comparison. The “Core #” in the x-axle represents the
IDs of the sixteen cores, where cores 1 to 8 are in the upper layer and the cores 9 to 16 are
in the lower layer.
better, reducing up to 8.1∘ C. Both the peak reductions happen on the cores in the upper
layer. For the cores in the top layer (core 1 to 8), the peak temperatures are consistently
higher than the ones in bottom layer (core 9 to 16). This result is aligned to our online thermal prediction model. The peak temperatures of top layer cores is around 83∘ C with our
PTMM based TARS algorithm, about 84.5∘ C with our PTLS based TARS algorithm, and
about 90∘ C with the list scheduling. With the two phases consideration in the PTMM, i.e.,
the Min-Min initial scheduling algorithm, more global information is used in making the
assigning decisions. Thus it generates better initial schedules leading to better performance
than our PTLS based TARS algorithm does.
Larger improvements are made in the top layer cores. The reason is that in our proposed
algorithm, more effort is made in reducing the temperature of the hottest core, which is
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usually located in the top layer. Even though the improvements for cores in the bottom
layer are not as significant as the ones in top layer, lower peak temperatures are achieved,
due to the more flexible execution order explored in our algorithm and less impact from
the aligned cores on the top layer. The reduction of peak temperature in the bottom layer
is about 4.5∘ C with our PTMM based TARS algorithm, about 3.1∘ C with our PTLS based
TARS algorithm.
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Figure 2.10: Core temperature violations comparison. The “Core #”s in the x-axle represent the IDs of the sixteen cores, where cores 1 to 8 are in the upper layer and the cores 9 16 are in the lower layer. Out of the 10 runs in the experiment, the temperature violations
are number of runs in which the corresponding core has the peak temperature higher than
the temperature constraint.
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Temperature violations
In this section, we compare the schedules in the sense of avoiding or minimizing the number of temperature violations, which is shown in Fig. 2.10. We define the temperature
violation as the situation where the core’s temperature is higher than the critical temperature. The differences of temperature violations of cores depend on a few factors, such as the
workloads of cores, the location relationship with other cores. The cores 5, 6, and 7 have
more temperature violations than that of cores 10-13. The reason is that the cores 5, 6, and
7 is on the upper layer of the 3D CMP. The cores in the top layer are more likely to have
higher temperature than the critical temperature. Since more efforts are made to reduce
the temperature of the hottest core in our TARS algorithms, our TARS algorithms can dramatically reduce the number of times of temperature violations in the top layer cores. Up
to 80% temperature violations in the list scheduling are avoided in the top layer. Aligned
to the result of the above subsection, the PTMM based TARS algorithm outperforms the
PTLS based TARS algorithm.
For the cores in the bottom layer, only a small number of of violations occur. In both
TARS algorithms, there is one core that never has temperature higher than the critical cores.
No more than two violations happen in any core in the bottom layer. In summary, both our
TARS algorithms can reduce the temperature violations in both the top layer and the bottom
layer.

2.7

Conclusion

In this chapter, we presented an online 3D CMP temperature prediction model for multimedia embedded systems. We also proposed our real-time constrained task scheduling
algorithms, the TARS algorithms, to reduce peak temperature in a 3D CMP. By considering the the inter-iteration data dependencies and frequencies assignment collaboratively,
our proposed TARS algorithms can significantly reduce the peak temperature on chip and
avoid most of the temperature violations. Our simulation results showed that our TARS
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algorithms can reduce peak temperature by 8.1∘ C, and avoid up to 80% violations in the
top layer and up to 100% violations in the bottom layer.
Our future works are two-fold: 1) we will investigate the implementation of stochastic
approaches in our CMP temperature prediction models; and 2) we will also further consider
the priorities of tasks in our task scheduling algorithms.
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Chapter 3 ILP memory activities optimization algorithm

Phase Change Memory (PCM) is emerging as one of the most promising alternative technology to the Dynamic RAM (DRAM) when building large-scale main memory systems.
Even though the PCM is easy to scale, it encounters serious endurance problems. Writes
are the primary wear mechanism in the PCM. The PCM can perform 108 to 109 times
of writes before it cannot be programmed reliably. In addition, the PCM has high write
latency. To prolong the lifetime of the PCM as the main memory and enhance the performance, we propose a Scratch Pad Memory (SPM) based memory mechanism and an
Integer Linear Programming (ILP) memory activity scheduling algorithm to reduce the
redundant write operations in the PCM. The idea of our approach is to share data copies
among the SPMs, instead of writing back to the PCM main memory each time when a
modify occurs. Our experimental results show that the ILP scheduling algorithm can generate the optimal schedule of memory activities with minimum write operations, reducing
the number of write operations by 58% on average.

3.1

Introduction

Dynamic RAM (DRAM) has been the most widely used technology of the main memory
for over three decades. However, the main memory that consists of entirely DRAM is
already reaching the power and scalability limits [7]. As memory demands increase, the
main memory has now become quite large. It has become one of the primary energy
consuming parts of the embedded system [4, 5]. For example, 2GB of DRAM consumes
3W to 6W, which is equivalent to the total power consumption of the Atom processor [?].
Besides, DRAM also has the scalability issue. Due to some properties of DRAM, such
as destructive reads and low retention time, some specific architecture solutions, such as,
write after read operations and the refresh control, are implemented [6]. These extra costs
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limit the scalability of DRAM.
New techniques, such as Phase-Change Memory (PCM) [10] and Magnetic RAM
(MRAM) [49], have been studied for the replacement of the DRAM main memory [5].
PCM is a potential alterative of the DRAM main memory, due to its many desirable properties [6]. PCM is a non-volatile memory that switches its chalcogenide material between
the amorphous and the crystalline states. By detecting the resistances of different states,
data is stored in PCM devices. The application of heat that is required by the switch between states can be provided by using electrical pulses.
In the PCM write, it relies on analog currents and thermal effects, which means it does
not require control over discrete electrons [12]. In addition, another attracting property of
PCM is that multiple bits can be stored in one single PCM cell, called Multi-Level Cell
(MLC). PCM can provide four times more density than DRAM [10]. Researchers have
stated that PCM has more robust scalability beyond 40 nm than DRAM does [12]. In
addition, a 32-nm device prototype has been demonstrated [13].
Even though PCM is alternative to DRAM as main memory, large efforts are needed to
surmount the disadvantage of PCM, compared to DRAM. PCM access latencies, especially
in writes, are much slower than those of DRAM. In the read access, PCM is 2x-4x slower
than DRAM. Moreover, PCM displays asymmetric timings for reads/writes, which means
writes in PCM need 5x-10x more time than reads do. Due to the fact that phase changes
in PCM are induced by injecting current into the chalcogenide material and heating it,
thermal expansion and contraction in the chalcogenide material make the programming
current injection no longer reliable [12]. Writes are the primary wear mechanism in PCM.
The number of writes performed before the cell is not able to perform reliably ranges from
108 to 109 . Therefore, writes in PCM limits both the performance and the lifetime of PCM.
In the embedded system design field, more and more processors are equipped with the
Scratch Pad memory (SPM), such as Motorola Mcore [50], Texas Instruments TMS370Cx [51],
Motorola 68HC12 [52], etc. The SPM is a small size on-chip memory mapped into the
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memory address space disjoint from the off-chip memory, such as the PCM main memory. The SPM memory is managed by the application software or automated compiler
support [53]. Compared to a hardware-managed cache memory, the SPM of the same capacity are 34% smaller in term of size, and 40% lower power consumption [53]. From the
memory activities optimization point of view, the SPM memory has two attracting advantages: 1) it is easier to manage without hardware modification, compared to cache memory;
and 2) it guarantees the single-cycle access latency, much shorter than that of the off-chip
memory.
In this chapter, we propose a PCM main memory optimization mechanism through the
utilization of SPM. The major contributions of this chapter include:
∙ We propose a PCM main memory architecture with the SPM. Each core in the chip
multiprocessors (CMP) is equipped with an SPM memory. All SPMs are connected
to the PCM main memory controller via on-chip data buses. Data copies are shared
among SPMs via on-chip data buses. The sharing copies of data can benefit the
endurance of the PCM main memory by eliminating unnecessary writes
∙ An Integer Linear Programming (ILP) memory activities scheduling algorithm is
proposed to minimize the number of writes in PCM. There are three major parts in
our algorithm: the baseline scheduling, the ILP-based memory activities scheduling,
and the post ILP procedure. The baseline scheduling generates a baseline schedule
for both task executions and SPM assignments. Then, the ILP-based memory activities scheduling will find the optimal memory activities strategy to minimize the
memory writes based on the baseline scheduling. Finally, the post ILP procedure
will further reduce total execution time by eliminating idle slots in the schedule. Our
ILP memory activities scheduling algorithm reduces the writes by 58% on average.
Memory activities optimization through the utilization of the SPM is a challenging
problem. First of all, to minimize the number of write operations, data need to be shared
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among SPMs by data migrations. In some cases, multi-hop data migrations, which are
necessary for optimal memory activities optimization, cannot be well scheduled by greedy
scheduling algorithms. Compared to greedy scheduling algorithms, our ILP method is
more promising, because it explores a larger solution space. However, modeling the memory activities scheduling problem through the utilization of the SPM is more sophisticated
than the existing ILP-based memory optimization problems [54, 55]. The size of the SPM
is much less than the size of the main memory, resulting in the stricter SPM size constraint
in the problem. Since the SPM space is limited, the optimization method should decide not
only which copies of data should be kept, but also how long the SPM should keep these
copies. Moreover, due to data sharing operations among SPMs, there are more kinds of
memory activities to schedule than that in the existing ILP memory optimization methods.
For example, to have a copy of data in a given SPM, there are three ways: loading the
data from the PCM main memory to the SPM; outputting the data from the core to the
SPM; and copying the data from a remote SPM via the data migration, which is either for
the input requirement of the next task, or just temporary stored for future data migrations.
Since copies of data are sharing among SPM via the on-chip network, data migration activities are also subject to the bandwidth of the network. Data dependencies across tasks
further complicate the memory activities scheduling. Memory activities should not violate any data dependency. In this chapter, we present a comprehensive ILP format that
covers different kinds of PCM memory activities when utilizing the SPMs. System and
application constraints, such as the size of SPM, the on-chip network bandwidth, and data
dependencies, are formulated in our ILP algorithm.
In Section 3.2, we discuss works related to this topic. In Section 3.3, the background
knowledge of phase change memory is presented. An illustrating example is given in
Section 3.4. We propose our algorithms in Section 3.5, followed by experimental results in
Section 3.6. Finally, we conclude in Section 3.7.
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3.2

Related work

For CMPs, the problem of scheduling tasks represented by a DAG is NP-complete. A
number of heuristics were compared in [56]. An unbalanced thread scheduling method
was proposed to fully utilize the advantage of CMP architecture, which allocates the right
amount of resources to each thread [57]. Dhiman et al. presented power-aware scheduling
mechanisms and policies for CMP at the operating system level, to improve the system
performance per watt [58]. Another scheduling approach was introduced in [59], based on
the execution phases of simultaneous threads. An operating system scheduler design was
presented for CMPs, especially the network-on-chip architecture [60], which is based on
the on-chip data traffic calculation of applications. Teodorescu et al. proposed a poweraware scheduling mechanism for CMP with the consideration of variation effects on the
static power consumption and the maximum supported frequency [61]. However, the related works above mainly focused on the scheduling in CMP. The activity optimization in
memory was not studied in these papers. In this chapter, we combine the task scheduling and the memory activity optimization for the CMP system, improving not only the
performance of the system, but also the lifetime of the PCM memory.
The PCM incorporated in the memory hierarchy was studied in [62]. A DRAM based
page cache was implemented for a large PCM memory. This page cache not only enhances
the performance by buffering frequently used pages, but also improves endurance by reducing writes. Enhancement approaches, such as read-before-write, row-level rotation and
segment swapping, were proposed to improve the lifetime of the PCM [9]. By rotating the
cache line, the row-level rotation can distribute the row level wear evenly. In the segment
swapping, the contents of the least-frequently-written page and the page being written are
swapped. Lee et al. presented a PCM storage device with a bit level read-before-write
loop [63]. Ferreira et al. described three lifetime enhancement methods for PCM: NChance victim selection replacement policy, bit level writes, and a swap management on
page cache writebacks [6]. Although techniques introduced in these papers improve the en43

durance of the PCM, all of them require significant modifications in the hardware design.
In this chapter, by utilizing the SPM in CMP, our optimization approach does not require
hardware modifications.
A recent trend in PCM techniques has been focused on the MLC technique [8, 14–16].
In [14], multi-level programming algorithms were proposed based on the control of the
tail-end of the programming pulse. A 2 bits/cell MLC PCM design was proposed in [15].
Authors in [15] also presented a programming algorithm suitable for their MLC design.
A morphable memory system (MMS) was proposed in [16]. This MMS can switch the
PCM cell between the SLC and the MLC with small hardware overheads. The adjustment is based on the statistic information of memory traffic in the running time. Another
MLC/SLC PCM architecture was presented in [8]. The PCM configuration in [8] is also
based on device capacity utilization in the running time. However, these MLC techniques
have inherently negative impacts on the endurance of PCM, due to the iterative programand-verify procedure applied in the MLC PCM [16].
Another major trend of techniques of improving the lifetime of non-volatile memories
is the application level design. An application-specific flash memory was used as the main
memory [64]. Xu et al. proposed an application-specific approach to minimize the connections by finding the minimal communication between cores in CMP [65]. The memory
latency can also be hidden by optimizing the loops in the application [66]. However, these
works do not consider the capacity constraint of memory, which may cause serious problems in SPM due to its limited capacity. Koc and Kandemir et al. used the recomputation in
the SPM to reduce communications among different cores on chip [67], as well as between
the cores and off-chip memory [68], which can reduce the number of reads in the main
memory. But these recomputation techniques cannot reduce communication significantly
when the application does not consist of many loops and multi-dimemsion arrays. A CMP
cache management approach was presented with the idea of data migration [69]. This approach tries to keep as many pages as possible in the cache for later use. Hu et al. modeled
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the data migration problem as a shortest path program and decided the best route for a given
data to migrate from the source core to the destination core [70]. Nevertheless, the on-chip
data traffic was not considered, which may lead to performance drawback when sharing a
large amount of data simultaneously. Two different optimization approaches for memory
activities in CMP were proposed [71, 72]. These two optimization approaches cannot handle the data sharing among SPMs. In our ILP-based optimization approach, we take the
capacity constraint in memory, on-chip data bus bandwidth, as well as data dependencies
into account. Memory operations such as load, store, and share are well scheduled in the
optimal solution generated by our ILP-based optimization.

3.3

Model and Background

Phase-change memory
As one type of non-volatile memory, PCM exploits the unique characteristic of the chalcogenide to store bits. A typical PCM cell consists of a chalcogenide layer and two electrodes
on both sides. Two stable states of the chalcogenide, i.e., the crystalline and the amorphous,
can be switched between when different amount of heat is applied in the chalcogenide. This
procedure is done by injecting current into the PCM cell. When writing the PCM cell, the
SET operation heats the chalcogenide layer to temperature between the crystallization temperature (300𝑜 C) and the melting temperature (600𝑜 C). By this operation, the chalcogenide
is in the low-resistance crystalline state, which corresponds to the logic “1”. On the other
hand, the RESET operation heats the chalcogenide layer above the melting temperature.
The corresponding state of the high resistance is amorphous state, i.e., the logic “0”. The
read operation of the PCM is basically sensing the resistance level of the PCM cell. It is
non-destructive and involves much less heat stress, compared to that of the write operation.
Since both the SET and the RESET write operations apply dramatic heat stress into
the phase change material, write is the major wear mechanism for the PCM. A PCM cell
can perform stably within 108 to 109 times of writes. Compared to the 1015 -time-write
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endurance of the DRAM, the lifetime of the PCM becomes the major issue in implementing
the PCM as the main memory.
The memory banking and memory controller
In the PCM cell array, there are several peripheral logics, such as decoders, sense amplifiers, and write drivers, to form the memory structure, which is similar to that of DRAM.
The cells in the array are organized in the similar way as that of the DRAM, grouped into
sub-blocks, blocks, and banks.
Among the peripheral logics, the memory controller is one of the crucial parts in the
PCM. When operating a memory request, the memory controller sends a sequence of micro commands to the memory banks. In the traditional DRAM architecture, a precharge
command to write back a row buffer should be issued before a new row is loaded, when the
read miss occurs in the row buffer. However, this precharge is not necessary in the PCM
architecture. Instead, the PCM memory controller bypasses the row buffer and writes to
cells directly, in a write operation. In addition, we use the SPM as buffers, reducing the
unnecessary write to the PCM memory in this chapter.
In the read operation, the controller first checks the row buffer. If the target is in the
buffer, the memory controller obtains the entry without accessing the memory bank. Otherwise, the memory controller will issue an activate command to move the data to an empty
row in the buffer, and a read command to get the data. In the write operation, the memory
controller issues the write command and sends the data directly to the memory bank.
The multi-entry row buffer is also implemented in the PCM cell array. Replacement
policies, such as Least Recently Used (LRU), are used to manage the entries in the row
buffer. When a miss happens in the row buffer, the selected entry does not need to send
back to the bank, since every write is directed to the memory bank.

46

Figure 3.1: The CMP architecture with SPMs and the PCM main memory

Scratch pad memory
The SPM is an on-chip memory that can be accessed directly by processors with very low
latency. The major difference between the SPM and the cache is that the data storage in the
SPM is controlled by the system software, while the cache is automatically controlled by
the hardware [72]. Due to the existence of the controllability on data storage in the SPM,
we are able to optimize memory activities based on the characteristics of the application
running in the system.
In this chapter, we focus on a CMP architecture as shown in Fig. 3.1. In this architecture, each core is connected to an SPM array. All SPMs are networked with the memory
controller, which is also attached to the PCM main memory. Data are loaded or stored
between the SPMs and the PCM main memory, via the memory controller. In addition,
copies of data are transferred among the SPMs. When a core is executing a task, it can load
data from its own SPM. The resulting data of a task can be written back to the SPM.
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Application model
We model the application in this chapter as a graph 𝐺 = ⟨𝑇, 𝐸, 𝑃, 𝑅𝑀 , 𝑊𝑀 , 𝐸𝐶 ⟩. 𝑇 =
⟨𝑡1 , 𝑡2 , 𝑡3 , ..., 𝑡𝑛 ⟩ is the set of n tasks. 𝐸 ⊆ 𝑇 × 𝑇 is the set of edges where (𝑢, 𝑣) ∈ 𝐸
means that task 𝑢 must be scheduled before task 𝑣. 𝑃 = ⟨𝑝1 , 𝑝2 , 𝑝3 , . . . , 𝑝𝑚 ⟩ is the set of
𝑚 pages that are accessed by the tasks. 𝑅𝑀 : 𝑇 → 𝑃 is the function where 𝑅𝑀 (𝑡) is the
set of pages that task 𝑡 reads from. 𝑊𝑀 : 𝑇 → 𝑃 is the function where 𝑊𝑀 (𝑡) is the set
of pages that task 𝑡 writes to. 𝐸𝐶 (𝑡) represents the execution time of task 𝑡 while all the
required data are in the SPM.

3.4

Illustrating Example

An example of an application and a system

(a)

(b)

Figure 3.2: An example of memory activities in the PCM. (a) The DAG of the application
in the example, (b) Read pages and write pages of tasks in the application.

First we give an example that reduces the number of writes in the PCM by sharing
copies across the SPM. Considering a schedule of an application represented by the DAG
in Fig. 3.2(a) in a three-core system, each task in the application requires up to 2 pages
that should be in the SPM before the core executes it. The required pages 𝑅𝑀 of each task
are shown in the “Read page” column of Fig. 3.2(b). Moreover, tasks also need to output
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and modify up to 2 pages, i.e., 𝑊𝑀 . The write pages 𝑊𝑀 of each task are shown in the
“Write page” column. For example, task A requests two pages, <page 1 and 2>, before its
execution, and writes its result in one page, <page 3>.
Using the list scheduling, we have a baseline schedule as follows: task A, D, and G are
assigned to core 0; task B, E, H, and I are assigned to core 1; and task C and F are assigned
to core 2. A detailed schedule with memory activities is shown in Fig. 3.3(a). The Y axis
represents the clock cycles. We assume the execution time of each task is 8 clock cycles.
A core needs 2 cycles to access its own SPM, 5 cycles to a remote SPM. We also assume a
read from the PCM main memory takes 80 cycles, while a write takes 800 cycles [70]. The
memory activities, i.e., the shaded boxes in Fig. 3.3(a), are the major time consuming part
in this schedule.
We observe that before core 0 reads page 5 in its SPM1, page 5 has been modified by
the core 1, which is the output of task B. In this case, transferring pages across the SPMs
reduces the write, since it is not necessary to write back page 5 before loading it again in
the SPM. In addition, the time of sharing across SPMs should be much shorter than the
time of writing and reading in PCM.
We modify the schedule as shown in Fig. 3.3(b). In this example, instead of writing
back page 5 right after the executions of task B, we move the copy of page 5 from the SPM
of core1 to the SPM of core0 before the execution of task D, which is represented as a red
dotted arrow. The move occurs before the execution of task E on core1, due to the need of
space in the SPM of core1 for storing the 𝑅𝑀 of task E. After the move, a copy of page 5 is
kept in the SPM of core0, until task D is executed by core0. By doing this, an unnecessary
write is eliminated. Similarly, we move the copy of page 9 from the SPM of core0 to the
SPM of core1 after the execution of task D, which is required by the later executed task I.
In the next section, we will discuss our ILP-based optimization algorithms with more
details.
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(a)

(b)

Figure 3.3: The schedules for the application in Fig. 3.2 running a three-core CMP system
with two SPM blocks per core. The schedule in (a) is without data sharing in SPMs. The
schedule in (b) is with data sharing in SPMs. The vertical axis represents the clock cycles.
Each core has two SPM blocks, represented as the “B0” and “B1” columns. The blank box
with number 𝑖 in the “Bx (0 or 1)” column indicates that page 𝑖 resides in SPM block “Bx”
at the corresponding cycles. Since the write operation time (800 cycles) is 400 times longer
than the core execution time (2 cycles), the scale of these figures does not strictly represent
accurate clock cycles, only demonstrating the orders of these schedules.
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3.5

ILP memory activities optimization algorithm

In this section, we present our ILP memory activities optimization algorithm. There are
three major parts in our algorithm: the baseline scheduling, the ILP-based memory activities scheduling, and the post ILP procedure. The baseline scheduling generates an baseline
schedule for both the task executions and the SPM assignments. Then, the ILP-based
memory activities scheduling will find the optimal memory activities strategy to minimize
the memory writes based on the baseline scheduling. Finally, the post ILP procedure will
further reduce total execution time by eliminating the idle slots in the schedule.
Baseline scheduling
The Min-Min is a popular greedy scheduling algorithm [44, 73]. The Min-Min algorithm
generates near-optimal schedule with comparatively low computational complexity [74].
In the Min-Min baseline algorithm used in this chapter, we need to update the mappable
task set in every step to maintain the task dependencies. Tasks in the mappable task set
are the tasks of which all the predecessor tasks are finished. Algorithm 3.1 shows the
procedure of the Min-Min algorithm. Before we schedule a given task executed on a given
core, we should schedule the required memory pages allocated in the SPM of the core in
advance. We assume that the time of reading a memory page from the SPM is included
in the execution time of this given task. We also assume that for some tasks, the output
may be stored in the memory page that is different from the required pages. For example, a
task may require page 𝑝0 and 𝑝1 as the input, and output the result in page 𝑝2 . In this case,
the modified page should be loaded in the SPM before it is written back to the PCM main
memory. In the case where multiple tasks on different cores need to store their results in
the same page, we will schedule the SPM modifying process at different clock cycles, even
though these tasks may be finished at the same time. Complicated policies for memory
coherence are out of the scope of this chapter. We apply some simple policies to keep the
memory content among SPMs and the PCM main memory coherent:
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∙ Where a core initiates an SPM modifying process of a given page 𝑝, other cores that
have a copy of this page in their SPM should initiates an SPM evicting process of
this page. By doing this, there is no “dirty” copy of this page exists in the SPMs.
∙ In the baseline scheduling process, we don’t consider the data sharing in SPMs. We
will write back the modified page right after the modification is finished.
∙ In some cases, some tasks may require the page that is modified by another task
previously. The read process can only be initiated after the modification is finished.
∙ We implement the Least Recently Used (LRU) replacement policy in the SPM management.
Algorithm 3.1 Min-Min algorithm
Input: A set of 𝑇 tasks represented by a DAG, 𝐶 different cores, 𝐸𝐶 of tasks
Output: A schedule generated by Min-Min
1: Form a mappable task set 𝑀 𝑇
2: while Set 𝑀 𝑇 is not empty do
3:
for 𝑖: task 𝑖 ∈ [0, 𝑇 − 1] do
4:
for 𝑗: core 𝑗 ∈ [0, 𝐶 − 1] do
5:
Find the earliest possible time 𝑇 𝑝𝑔𝑖,𝑗 that all the require pages of 𝑖 are available,
based on dependencies
6:
Calculate the earliest possible task finished time 𝑇 𝑓 𝑖𝑛𝑖,𝑗 = 𝑇 𝑝𝑔𝑖,𝑗 + 𝐸𝐶 (𝑖)
7:
end for
8:
Find the core 𝐶𝑚𝑖𝑛 (𝑖) giving the earliest finish time of 𝑇 𝑓 𝑖𝑛𝑖,𝑗 , ∀𝑗 ∈ [0, 𝐶 − 1]
9:
end for
10:
Find the pair (𝑘, 𝐶𝑚𝑖𝑛 (𝑘)) with the earliest finish time 𝑇 𝑓 𝑖𝑛𝑖,𝐶𝑚𝑖𝑛 (𝑖) , ∀ 𝑖 ∈
[0, 𝑇 − 1] among the task-core pairs generated in for-loop
11:
Schedule the required pages of task 𝑘, 𝑅𝑀 (𝑘), to the SPM of core 𝐶𝑚𝑖𝑛 (𝑘) as soon
as possible
12:
Assign task 𝑘 to core 𝐶𝑚𝑖𝑛 (𝑘)
13:
Schedule the modification of the resulting pages, 𝑊𝑀 (𝑘), in the SPM of core
𝐶𝑚𝑖𝑛 (𝑘)
14:
Schedule the write back process of the resulting pages
15:
Remove 𝑘 from 𝑀 𝑇
16:
Update the mappable task set 𝑀 𝑇
17: end while
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ILP formatting
Table 3.1: Symbols and acronyms used in the ILP formatting
Symbol
𝑡
𝑐
𝑠
𝑝
𝑇
𝐶
𝑆
𝑃
𝐴𝑆𝑀𝑡,𝑐
𝑆𝑡𝑡,𝑐,𝑠
𝑊 𝐿𝑡,𝑐,𝑠
𝑀 𝑒𝑚𝑝,𝑐,𝑠
𝑅𝑀 (𝑡)
𝑅𝑝,𝑐,𝑠
𝑀𝑝,𝑐,𝑠
𝑊𝑝,𝑐,𝑠
𝐸𝑣𝑝,𝑐,𝑠
𝑆𝑖𝑝,𝑐,𝑠
𝑆𝑜𝑝,𝑐,𝑠
𝑂𝐶𝑝,𝑐,𝑠
𝑃 𝑀𝑝,𝑐,𝑠
𝑀 𝑜𝑝,𝑐,𝑠
𝑀 𝑖𝑝,𝑐,𝑠
𝑀 𝑖ℎ𝑝,𝑐,𝑠
𝑀 𝑟𝑝,𝑐𝑠

Description
Task 𝑡
Core 𝑐
Clock cycle 𝑠
Memory page 𝑝
Number of tasks
Number of cores
Total number of clock cycles
Number of pages
Task assignment matrix
Task start time matrix
Core workload matrix
Required memory matrix
A set of page required by task 𝑡
Read matrix
Modify matrix
Write matrix
Evict matrix
SPM input matrix
SPM output matrix
SPM occupation matrix
SPM page available matrix
Move out matrix
Move in matrix
Move in indicator matrix
SPM page modified matrix

To input the baseline schedule to the later memory activities scheduling algorithm, we
define several 0-1 matrixes to indicate the task executions and the SPM memory activities.
The values in these matrixes are either 0 or 1. For the convenience of the reader, we list
the symbols used in the ILP formatting in Table 3.1. We give the definitions of twelve 0-1
matrixes as follows:
1. Task assignment matrix 𝐴𝑆𝑀 . 𝐴𝑆𝑀𝑡,𝑐 = 1 means that task 𝑡 is assigned to core 𝑐.
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The matrix 𝐴𝑆𝑀 has the characteristic as follows:
𝐶−1
∑

𝐴𝑆𝑀𝑡,𝑐 = 1

∀

𝑡 ∈ [0, 𝑇 − 1]

(3.1)

𝑐=0

2. Task start time matrix 𝑆𝑡. When 𝑆𝑡𝑡,𝑐,𝑠 = 1, it means that the execution of the task 𝑡
starts at clock cycle 𝑠 on core 𝑐.
3. Core workload matrix 𝑊 𝐿. 𝑊 𝐿𝑡,𝑐,𝑠 = 1 means that core 𝑐 is executing task 𝑡 at
clock cycle 𝑠. The relationship between 𝑆𝑡 and 𝑊 𝐿 is:
𝑠
∑

𝑊 𝐿𝑡,𝑐,𝑠 =

𝑆𝑡𝑡,𝑐,𝑖

∀

𝑡 ∈ [0, 𝑇 − 1],

𝑐 ∈ [0, 𝐶 − 1]

(3.2)

𝑖=𝑠−𝐸𝑡,𝑐 −1

where 𝐸𝑡,𝑐 is the execution time of task 𝑡 on core 𝑐.
4. Required memory matrix 𝑀 𝑒𝑚. 𝑀 𝑒𝑚𝑝,𝑐,𝑠 = 1 means page 𝑝 is required by core 𝑐 at
clock cycle 𝑠.
𝑀 𝑒𝑚𝑝,𝑐,𝑠 = 𝑊 𝐿𝑡,𝑐,𝑠

∀

𝑝 ∈ 𝑅𝑒𝑞𝑀 𝑒𝑛(𝑡)

(3.3)

where 𝑅𝑒𝑞𝑀 𝑒𝑛(𝑡) is a set of pages that are required by task 𝑡.
˜ and 𝑅.
¯ 𝑅𝑝,𝑐,𝑠 = 1 means page 𝑝 is read from the PCM memory
5. Read matrixes 𝑅, 𝑅,

and loaded into the SPM of core 𝐶 at clock cycle 𝑠. Note that the matrix 𝑅 indicates
¯ indicates the end of the read process,
the start time of the read process, the matrix 𝑅
˜ represents the whole read process. The relationships among 𝑅, 𝑅,
˜
and the matrix 𝑅
¯ are as follws:
and 𝑅

˜𝑝,𝑐,𝑠 =
𝑅

𝑠
∑

𝑅𝑝,𝑐,𝑖

(3.4)

¯ 𝑝,𝑐,𝑠 = 𝑅𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑟 )
𝑅

(3.5)

𝑖=𝑠−𝑙𝑒𝑛𝑟 +1

where 𝑙𝑒𝑛𝑟 is the length of the read process.
˜, and 𝑀
¯ . 𝑀𝑝,𝑐,𝑠 = 1 means page 𝑝 is modified by the core 𝐶
6. Modify matrixes 𝑀 , 𝑀

and loaded into the SPM of core 𝐶 at clock cycle 𝑠. Here, we assume that the page
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including the modified variables should be first stored in the SPM before written
back. 𝑀 is the start time of the modify process and the end of the modify process is
¯ , while the whole modify process is represented by 𝑀
˜.
indicated as 𝑀
˜𝑝,𝑐,𝑠 =
𝑀

𝑠
∑

𝑀𝑝,𝑐,𝑖

(3.6)

¯ 𝑝,𝑐,𝑠 = 𝑀𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑚 )
𝑀

(3.7)

𝑖=𝑠−𝑙𝑒𝑛𝑚 +1

where 𝑙𝑒𝑛𝑚 is the length of the modify process.
¯ 𝑆𝑖𝑝,𝑐,𝑠 = 1 means page 𝑝 is loaded into the SPM of
7. SPM input matrixes 𝑆𝑖 and 𝑆𝑖.
core 𝑐 at clock cycle 𝑠. This page can be either read from the PCM memory or store
back from the core after it is modified by that core. Thus:
𝑆𝑖𝑝,𝑐,𝑠 = 𝑅𝑝,𝑐,𝑠 + 𝑀𝑝,𝑐,𝑠

(3.8)

¯ 𝑝,𝑐,𝑠 = 𝑅
¯ 𝑝,𝑐,𝑠 + 𝑀
¯ 𝑝,𝑐,𝑠
𝑆𝑖

(3.9)

˜ , and 𝑊
¯ , 𝑊𝑝,𝑐,𝑠 = 1 means page 𝑃 is written back into the
8. Write matrixes 𝑊 , 𝑊
PCM memory from core 𝐶 at clock cycle 𝑠. Here, we also assume the page will be

˜ , and 𝑊
¯ are similar to the ones
evicted at the same. The differences among 𝑊 , 𝑊
˜ and 𝑅.
¯
among 𝑅, 𝑅,

˜𝑝,𝑐,𝑠 =
𝑊

𝑠
∑

𝑊𝑝,𝑐,𝑖

(3.10)

¯ 𝑝,𝑐,𝑠 = 𝑊𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑤 )
𝑊

(3.11)

𝑖=𝑠−𝑙𝑒𝑛𝑤 +1

where 𝑙𝑒𝑛𝑤 is the length of the write process.
˜ and 𝐸𝑣.
¯ 𝐸𝑣𝑝,𝑐,𝑠 = 1 means page 𝑃 is evicted from core 𝐶 at
9. Evict matrixes 𝐸𝑣, 𝐸𝑣,
clock cycle 𝑠. This matrix only records the evict without write back. The differences

˜ and 𝐸𝑣
¯ are similar to the ones among 𝑅, 𝑅,
˜ and 𝑅.
¯
among 𝐸𝑣, 𝐸𝑣,
˜ 𝑝,𝑐,𝑠 =
𝐸𝑣

𝑠
∑

𝐸𝑣𝑝,𝑐,𝑖

(3.12)

¯ 𝑝,𝑐,𝑠 = 𝐸𝑣𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑒𝑣 )
𝐸𝑣

(3.13)

𝑖=𝑠−𝑙𝑒𝑛𝑤 +1
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where 𝑙𝑒𝑛𝑒𝑣 is the length of the evict process.
¯ 𝑆𝑜𝑝,𝑐,𝑠 = 1 means page 𝑝 is evicted from the SPM
10. SPM output matrixes 𝑆𝑜 and 𝑆𝑜.
of core 𝑐 at clock cycle 𝑠. This page could be modified by the core or evicted after
read. Thus :
𝑆𝑜𝑝,𝑐,𝑠 = 𝑊𝑝,𝑐,𝑠 + 𝐸𝑣𝑝,𝑐,𝑠

(3.14)

¯ 𝑝,𝑐,𝑠 = 𝑊
¯ 𝑝,𝑐,𝑠 + 𝐸𝑣
¯ 𝑝,𝑐,𝑠
𝑆𝑜

(3.15)

11. SPM occupation matrix 𝑂𝐶. 𝑂𝐶𝑝,𝑐,𝑠 = 1 means page 𝑝 is occupying a part of the
SPM of core 𝑐 at clock cycle 𝑠. The SPM occupation matrix 𝑂𝐶 holds the following
equation:
¯ 𝑝,𝑐,𝑠
𝑂𝐶𝑝,𝑐,𝑠 = 𝑂𝐶𝑝,𝑐,𝑠−1 + 𝑆𝑖𝑝,𝑐,𝑠 − 𝑆𝑜

(3.16)

12. SPM page available matrix 𝑃 𝑀 , 𝑃 𝑀𝑝,𝑐,𝑠 = 1 means page 𝑝 is residing in the SPM
of core 𝐶 at clock cycle 𝑠. Note that when 𝑂𝐶𝑝,𝑐,𝑠 = 1, core 𝑐 may not be able to use
the page 𝑝 at clock cycle 𝑠, due to the fact that it may still be in the memory transfer
process. And 𝑃 𝑀𝑝,𝑐,𝑠 = 1 means that core 𝑐 can surely use page 𝑝 at clock cycle 𝑠.
The SPM page matrix 𝑃 𝑀 holds the following equation:
¯ 𝑝,𝑐,𝑠 − 𝑆𝑜𝑝,𝑐,𝑠
𝑃 𝑀𝑝,𝑐,𝑠 = 𝑃 𝑀𝑝,𝑐,𝑠−1 + 𝑆𝑖

(3.17)

We will use these 0-1 matrixes represent the baseline schedule in the following ILPbased memory activities scheduling algorithm.
ILP-based memory activities scheduling algorithm
With the baseline schedule, we will use our ILP approach to find the optimal memory
activities schedule and minimize the number of the PCM activities. In some cases, a page
that is needed by a task is residing in the SPM of a remote core. Instead of loading the page
from the PCM memory, we can transfer the page from the SPM of the remote memory.
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Additional ILP formatting for data transferring in SPMs
To represent the memory activities among the SPMs, we define three additional 0-1 matrixes as follows:
˜𝑜, and 𝑀¯ 𝑜. 𝑀 𝑜𝑝,𝑐,𝑠 = 1 means page 𝑃 is moved from the
1. Move out matrix 𝑀 𝑜, 𝑀

SPM of core 𝐶 to the SPM of another core at clock cycle 𝑠. We assume that the SPM

˜𝑜 represents the whole moving
of this core will evict this page right after. The 𝑀
process and the 𝑀¯ 𝑜 indicates the end of the moving.
˜𝑜𝑝,𝑐,𝑠 =
𝑀

𝑠
∑

𝑀 𝑜𝑝,𝑐,𝑖

(3.18)

𝑀¯ 𝑜𝑝,𝑐,𝑠 = 𝑀 𝑜𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑚𝑖 )

(3.19)

𝑖=𝑠−𝑙𝑒𝑛𝑚𝑖 +1

where 𝑙𝑒𝑛𝑚 𝑖 is the length of the SPM data sharing process. Remind that we set the
rule in our baseline scheduling: when a page is modified by a given core, all the
copies in the SPMs of the rest cores should be evicted. There is no conflict data exist
in SPMs. To avoid the case that more than one different contents of the same page
are copied at the same time, we still need to set a constraint in our ILP model as:
⎧

𝐶−1
⎨ 𝑝 ∈ [0, 𝑃 − 1]
∑
𝑀 𝑜𝑝,𝑐,𝑠 = 1
∀
(3.20)

⎩
𝑐=0
𝑠 ∈ [0, 𝑆 − 1]
˜𝑖, and 𝑀¯ 𝑖. 𝑀 𝑖𝑝,𝑐,𝑠 = 1 means page 𝑃 is moved into the SPM
2. Move in matrix 𝑀 𝑖, 𝑀
˜𝑖 represents the
of core 𝐶 from the SPM of another core at clock cycle 𝑠. The 𝑀
whole moving process and the 𝑀¯ 𝑖 indicates the end of the moving.
˜𝑖𝑝,𝑐,𝑠 =
𝑀

𝑠
∑

𝑀 𝑖𝑝,𝑐,𝑖

(3.21)

𝑀¯ 𝑖𝑝,𝑐,𝑠 = 𝑀 𝑖𝑝,𝑐,(𝑠−𝑙𝑒𝑛𝑚𝑖 )

(3.22)

𝑖=𝑠−𝑙𝑒𝑛𝑚𝑖 +1
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3. Move in indicator matrix 𝑀 𝑖ℎ. 𝑀 𝑖ℎ𝑝,𝑠 = 1 means page 𝑃 is moved into the SPMs
of at least one core at clock cycle 𝑠.

𝑀 𝑖ℎ𝑝,𝑠 ≤

𝐶−1
∑

𝑀 𝑖𝑝,𝑐,𝑠

∀

𝑐=0

⎧

⎨ 𝑝 ∈ [0, 𝑃 − 1]

⎩ 𝑠 ∈ [0, 𝑆 − 1]

(3.23)

When a page move out process is initiated, there also should be at least one move in
process initiated for this page. In some cases, maybe multiple cores require this page
simultaneously. Then multiple move in processes are initiated. So we can express
this constraint as:
𝑀 𝑖ℎ𝑝,𝑠 =

𝐶−1
∑

𝑀 𝑜𝑝,𝑐,𝑠

∀

𝑐=0

⎧

⎨ 𝑝 ∈ [0, 𝑃 − 1]

⎩ 𝑠 ∈ [0, 𝑆 − 1]

(3.24)

In the previous “ILP formatting” subsection, we define the SPM input/output matrixes
¯ 𝑝,𝑐,𝑠 , 𝑆𝑜𝑝,𝑐,𝑠 , and 𝑆𝑜
¯ 𝑝,𝑐,𝑠 to determine whether a page is available in the SPM of
𝑆𝑖𝑝,𝑐,𝑠 , 𝑆𝑖
a give core at clock cycle 𝑠. Now, we further modify these definitions by including the
consideration of the 𝑀 𝑖, 𝑀 𝑜, 𝑀¯ 𝑖, and 𝑀¯ 𝑜, i.e. transferring data among SPMs. The new
¯ 𝑆𝑜, and 𝑆𝑜
¯ as follows:
definition of 𝑆𝑖, 𝑆𝑖,
𝑆𝑖𝑝,𝑐,𝑠 = 𝑅𝑝,𝑐,𝑠 + 𝑀𝑝,𝑐,𝑠 + 𝑀 𝑖𝑝,𝑐,𝑠

(3.25)

¯ 𝑝,𝑐,𝑠 = 𝑅
¯ 𝑝,𝑐,𝑠 + 𝑀
¯ 𝑝,𝑐,𝑠 + 𝑀¯ 𝑖𝑝,𝑐,𝑠
𝑆𝑖

(3.26)

𝑆𝑜𝑝,𝑐,𝑠 = 𝑊𝑝,𝑐,𝑠 + 𝐸𝑣𝑝,𝑐,𝑠 + 𝑀 𝑜𝑝,𝑐,𝑠

(3.27)

¯ 𝑝,𝑐,𝑠 = 𝑊
¯ 𝑝,𝑐,𝑠 + 𝐸𝑣
¯ 𝑝,𝑐,𝑠 + 𝑀¯ 𝑜𝑝,𝑐,𝑠
𝑆𝑜

(3.28)

We use these new definitions of SPM input/output matrixes to calculate the SPM occupation matrix 𝑂𝐶 and the SPM page matrix 𝑃 𝑀 in Equation (3.16) and (3.17).
ILP constraints for memory activities optimization
One of the most critical requirements of the memory activities is that when a task is executed by a given core, all the required memory pages should be placed in the SPM of that
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core no later than the start time of the execution. This requirement can be expressed as:
⎧


𝑝 ∈ [0, 𝑃 − 1]



⎨
(3.29)
𝑃 𝑀𝑝,𝑐,𝑠 ≥ 𝑀 𝑒𝑚𝑝,𝑐,𝑠
∀
𝑐 ∈ [0, 𝐶 − 1]





⎩ 𝑠 ∈ [0, 𝑆 − 1]
Other important requirement is that no matter how the pages are transferred, the total
amount of pages in the SPM of a core at every clock cycle should not be larger than the
capacity of this SPM.
𝑃
−1
∑

𝑂𝐶𝑝,𝑐,𝑠 ≤ 𝑆𝑃 𝑀 (𝑐)

⎧

⎨ 𝑐 ∈ [0, 𝐶 − 1]

∀


⎩ 𝑠 ∈ [0, 𝑆 − 1]

𝑝=0

(3.30)

where SPM(c) is the capacity of the core 𝑐’s SPM.
For an eligible data sharing in SPMs, the source SPM should have the copy of the target
page available when the sharing is initiated.
𝑃 𝑀𝑝,𝑐,𝑠 ≥ 𝑀 𝑜𝑝,𝑐,𝑠

(3.31)

Another constraint we need to set is that only one memory activity can be performed at
a clock cycle, due to the arbitration of the data bus across SPMs and the PCM controller.
Thus
𝑃
−1 𝐶−1
∑
∑
𝑝=0 𝑐=0

˜𝑝,𝑐,𝑠 + 𝑀
˜𝑝,𝑐,𝑠 + 𝑀
˜𝑖𝑝,𝑐,𝑠
(𝑅
˜𝑝,𝑐,𝑠 + 𝐸𝑣
˜ 𝑝,𝑐,𝑠 + 𝑀
˜𝑜𝑝,𝑐,𝑠 ) ≤ 1
+𝑊
∀

𝑠 ∈ [0, 𝑆 − 1]

To address the memory coherence problems, we set the rule that when a core modifies
a given page in its SPM, we will evict all the “dirty” copies of this page in the SPMs of
other cores.
𝐸𝑣𝑝,𝑐,𝑠 ≥ 𝑀𝑝,𝑐1 ,𝑠
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∀

𝑐1 ∕= 𝑐

(3.32)

The goal of the memory activities optimization is to reduce the number of memory
writes. In the baseline scheduling, we do not consider the possible moving of the modified
memory. After the page is modified, it will be written back immediately. In this case, we
can get the relationship between the SPM modify matrix 𝑀 and the SPM write matrix 𝑊
as the following:
𝑆−1
∑

𝑀𝑝,𝑐,𝑖 =

𝑆−1
∑

𝑊𝑝,𝑐,𝑖

(3.33)

𝑖=0

𝑖=0

The reason why SPM data sharing can reduce the memory writes is that by moving the
copy of a given page among SPMs of cores, different tasks can modified this page in serial.
And the write back may be initiated after multiple modifications. In this case, Equ. (3.33)
is not necessary. However, even though the number of modifies and the number of writes
of a given page may not be equal, at least one write back should be scheduled for a page
that had modified previously. Here, we define a 0-1 matrix 𝑀 𝑟 to indicate whether a page
has been modified in the schedule before a give clock cycle. 𝑀 𝑟𝑝,𝑠 = 1 means page 𝑝 has
been modified at least once before the clock cycle 𝑠 but not written back yet.

𝑀 𝑟𝑝,𝑠 = 𝑀 𝑟𝑝,𝑠−1 +

𝐶−1
∑

(𝑀𝑝,𝑖,𝑠 − 𝑊𝑝,𝑖,𝑠 )

(3.34)

𝑖=0

In the case that a page has been modified by a given core, but not written back yet, the
following tasks that require a copy of this page can only migrate them from the SPM of
that core. In other words, the following tasks cannot obtain a copy of this page by reading
from the PCM main memory.

𝑅𝑝,𝑐,𝑠 ≤ 𝑀 𝑟𝑝,𝑠

∀

𝑐 ∈ [0, 𝐶 − 1]

(3.35)

And for every page, it should have a newest copy in the PCM main memory at the end
of the schedule. Thus
𝑀 ℎ𝑝,(𝑆−1) = 0

∀
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𝑝 ∈ [0, 𝑃 − 1]

(3.36)

Finally, our objective of the memory activities scheduling is to minimize the times of
write process.

Minimize:

𝑆−1
𝑃
−1 𝐶−1
∑∑
∑

𝑊𝑖,𝑗,𝑘

(3.37)

𝑖=0 𝑗=0 𝑘=0

Post ILP procedure
In our baseline scheduling, we schedule all writes without considering SPM data sharing.
Based on this schedule, we optimize the memory activities in our ILP algorithm. Even
though the number of writes in the schedule generated by our ILP algorithm is minimized,
the start time of each task remains the same as the one in our baseline scheduling. Since the
data sharing in SPMs is much less time consuming than the write in the PCM memory, there
are a lot of idle slots in which all cores have neither task execution nor memory activities.
To improve the system performance, we further eliminate these idle slots in the schedule
generated by our ILP algorithm. To remain the data dependencies, we find out these idle
slots and push the whole schedule of all cores forward, as long as no data dependency is
violated.

3.6

Experimental results

Experiment setup
In this section, our proposed ILP algorithm is evaluated by running the DSPstone benchmarks [75] and the MiBench [76]. In our custom simulator, the CMP system has multiple
cores, each of which has the similar performance as that of the CoDeL DSP [77]. We compare two different sizes of SPM, which is similar to the SPM setting in [71]. The PCM
main memory parameters are set as in [63]. We use the Lingo [78] software to solve the
ILP problem.
Since most of the DSPstone benchmarks are embarrassingly parallel, which means
there are few data dependencies among tasks, we group multiple DSPstone benchmarks
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Table 3.2: The grouping of benchmarks
Set No.
Set 1
Set 2
Set 3
Set 4
Set 5
Set 6
Set 7
Set 8
Set 9
Set 10

Benchmarks
Convolution, IIR BIQUAD N
FIR2D, LMS
N REAL UPDATE, N COMPLES UPDATE
DOT PRODUCT, MATRIX 1x3, IIR BIQUAD ONE
CRC32
FFT
Blowfish enc
Mad
PGP sign
GSM

into four benchmark sets. In each set, we create data dependencies by sharing variables
among different benchmarks. We also use another six Mibench benchmarks in our experiment, one benchmark per set. The grouping of benchmarks is shown as in Table 3.2.

Figure 3.4: The execution time on a four-core CMP system. “Initial Sch. (M-M)” is the
baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency
First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs; and “ILP
1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by
the corresponding execution time generated by the baseline scheduling with the Min-Min
algorithm.
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Figure 3.5: The numbers of writes on a four-core CMP system. “Initial Sch. (M-M)” is the
baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency
First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs; and “ILP
1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by the
corresponding numbers of writes generated by the baseline scheduling with the Min-Min
algorithm.

Figure 3.6: The execution time on a eight-core CMP system. “Initial Sch. (M-M)” is the
baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency
First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs; and “ILP
1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by
the corresponding execution time generated by the baseline scheduling with the Min-Min
algorithm.
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Figure 3.7: The numbers of writes on a eight-core CMP system. “Initial Sch. (M-M)” is the
baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency
First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs; and “ILP
1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by the
corresponding numbers of writes generated by the baseline scheduling with the Min-Min
algorithm.

Figure 3.8: The execution time on a twelve-core CMP system. “Initial Sch. (M-M)” is the
baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency
First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs; and “ILP
1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by
the corresponding execution time generated by the baseline scheduling with the Min-Min
algorithm.
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Figure 3.9: The numbers of writes on a twelve-core CMP system. “Initial Sch. (M-M)”
is the baseline scheduling with the Min-Min algorithm; “HAFF” is the High Access Frequency First algorithm; “ILP 512K” is our ILP-based algorithm with total 512KB SPMs;
and “ILP 1M” is our ILP-based algorithm with total 1MB SPM. All columns are normalized by the corresponding numbers of writes generated by the baseline scheduling with the
Min-Min algorithm.

In Fig. 3.4, we compare the performance of our proposed ILP algorithm with that of the
HAFF (High Access Frequency First) algorithm [72]. The “Initial Sch. (M-M)” columns
represent the execution time of the benchmark sets by using the baseline scheduling algorithm, i.e., Min-Min, in our ILP algorithm. The “HAFF” columns demonstrate the execution time using the HAFF algorithm. The “ILP 512K” columns show the execution time
optimized by our ILP algorithm with a total 512KB SPM. And the “ILP 1M” columns provide the execution time optimized by our ILP algorithm with a total 1MB SPM. In Fig. 3.5,
we also compare the numbers of writes in a four-core CMP system. The HAFF has less
numbers of writes than that of our baseline scheduling algorithm, although its objective
is not reduce the numbers of write. Thus, the HAFF outperforms our baseline scheduling
algorithm in terms of total execution time. Since our ILP algorithm targets on minimizing
the number of writes in the PCM main memory, it outperforms the HAFF algorithm in
reducing the numbers of writes. Due to the fact that the write operation in the PCM main
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memory is the major time consuming operation in the execution of tasks, our algorithm in
a four-core CMP system with 512KB SPM reduces the execution time of benchmark set
by the percentages from 4.3% to 20.8%, compared to the HAFF algorithm. The performance of CMP with 1MB SPM is slightly better than the one with 512KB SPM, edging
by about 5%. Since the DSPstone benchmarks have small size, the size of SPMs makes no
difference when running these DSPstone benchmarks.
In the eight-core and the twelve-core CMP systems, our ILP algorithm has better
speedups, compared to the ones in the four-core CMP system, as shown in Fig. 3.4, 3.6,
and 3.8. In an eight-core CMP system with 1MB SPMs, our ILP algorithm can shorten
the execution time by 14.9% on average, compared to the HAFF algorithm, while our ILP
algorithm has 25.6% improvement on average in a twelve-core CMP system. Our ILP
algorithm has smaller improvement in the four-core system, about 13.8% over that of the
HAFF algorithm. The major reason of these differences is that there are more opportunities
for data sharing among the SPMs in a system with more cores than that in a system with
fewer cores.
We show the number of writes in Fig. 3.5, 3.7, and 3.9. The columns represent the
normalized numbers of writes in the corresponding schedules. Since reducing writes in the
main memory is not an objective in the HAFF algorithm, it does not reduce the numbers of
writes as many as our ILP-based algorithm does. In a twelve-core system with 1MB SPM
it reduces the writes by 61.3% on average, while in an eight-core and a four-core system
with 1MB SPM it reduces by 58.4% and 52.3% on average, respectively.
Systems with 1MB SPM perform better than that of systems with 512kB SPM. Due to
the long access time of the write operation in the PCM main memory, it is aligned with the
performance improvements we analyzed above. More SPM space and more data copies
on-chip lead to more opportunities of sharing copies without writing back the PCM main
memory. The increasing of cores has more significant improve in the performance than
that of the increasing in SPM size. The reason is that the probability, of which a data copy
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exists when a remote core requires it, is higher when there are more cores inside the CMP
system.

3.7

Conclusions

In this chapter, we presented an ILP-based memory activities optimization algorithm for
the PCM main memory. In order to increase the lifetime of the PCM memory, we schedule
and share the data in SPMs, reducing the redundant writes to the PCM memory in this
algorithm. Our experimental results show that our ILP algorithm can significantly reduce
the number of write by 61% on average. In addition, the performance of the system is also
improved due to less writes that are time-consuming.

c
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Chapter 4 Hyper Memory Optimization and Task Scheduling

The Dynamic RAM (DRAM), as the major technique for current main memory architectures, encounters its physical limit in scalability. The phase-change memory (PCM) is one
of the most promising alternative techniques to the DRAM. A recent research trend has
focused on the multi-level cell (MLC) of the PCM. By precisely arranging multiple levels of resistance inside a PCM cell, more than one bit of data can be stored in this PCM
cell. However, the MLC PCM suffers from the performance degradation compared to the
single-level cell (SLC) PCM, due to the longer memory access time. In this chapter, we
present four optimization algorithms for embedded chip multiprocessor (CMP) systems
equipped with the MLC/SLC PCM + DRAM hybrid memory. In our proposed algorithms,
we not only schedule and assign tasks to cores in the CMP system, but also provide a hybrid memory configuration that balances the hybrid memory performance as well as the
efficiency. Our experimental results show that our genetic-based algorithm generates the
best solutions. It significantly reduces the maximum memory usage by 76.8%, compared
to the DRAM+ uniform SLC configuration, and improves the efficiency of memory usage
by 155.6%, compared to the DRAM + uniform 4 bits/cell MLC configuration. In addition,
the performance of the system, in terms of total execution time, is also improved by 101%,
compared to the uniform 4 bits/cell MLC configuration.

4.1

Introduction

In the last three decades, the dynamic RAM (DRAM) as the major technique of the main
memory has been reaching its scalability limits [63]. As memory demands of applications
keep increasing, the size of DRAM equipped in a system needs to be larger and larger.
However, DRAM requires some specific architecture solutions, such as the refresh control
and the write after read operation, to address some drawback issues, like destructive reads
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and low retention time [6]. These specific architecture solutions cause extra costs that are
the major reason of the scalability limit in DRAM. Scaling DRAM beyond 40 nm sizes
would be questionable in the future [63]. The phase-change memory (PCM) is emerging
as a promising DRAM alternative technique, featured many attractive advantages, such as
high density, non-volatility, positive response to increasing temperature, zero standby leakage, and excellent scalability [8,9]. A 32-nm device prototype has been demonstrated [13],
showing the promising future of the PCM technique.
Recently, several studies [8,14–16] have advocated for the multi-level cell (MLC) PCM
memory architecture. The difference of resistance between the two states of the chalcogenide material is usually 3 orders of magnitude [16]. By precisely dividing this gap into
several levels, one PCM cell can store more than one bit of data, resulting in higher memory capacity density than that of the single-level cell (SLC) memory. However, the MLC
technique enhances the scalability of the PCM memory with a high price. The degradation
of the performance and the endurance of the PCM memory as well as the increase in the
power consumption are the major drawbacks of the MLC techniques [16]. As the number
of bits stored a single PCM cell increases, the number of levels divided in this cell increases
exponentially. A more precise resistance detection method is required in the MLC memory, compared to the one used in the SLC memory. The current resistance detection method
implemented in the MLC adopts multiple verify procedures, which leads to a significant
degradation of the performance. Similarly, in the write operation in the MLC, the program
and verify procedure is applied repeatedly until the resistance is programmed correctively
in the target level [14], which causes high power consumption in the PCM memory. In
addition, these repeated pulses applied in the MLC make the already poor endurance of the
PCM memory even worse [16].
In order to avoid performance degradation caused by memory misses, a traditional
computing system usually takes the larger memory capacity than the maximum capacity
required by applications. However, this scheme is so pessimistic that a large portion of the
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memory is not used during most of running time. As a result, the SLC/MLC PCM memory
architecture is suggested in [8, 16] to improve the efficiency of the main memory, which
switches the mode of PCM cells between the SLC and the MLC modes. Thus, the SLC
PCM provides higher performance with less power consumption and longer lifetime, while
the MLC PCM enhances the memory capacity without increasing the number of PCM cells.
These existing SLC/MLC memory methods adjust the configuration based on the statistics
information obtained at runtime. However, since embedded chip multiprocessor (CMP)
systems are designed to execute specific applications, optimizing the PCM configuration
based on the characteristics of applications can further enhance the efficiency of the main
memory in embedded CMP systems. Furthermore, even the SLC PCM has the longer access latency, compared to that of the DRAM, especially in the writing operation. In terms
of I/O performance in the embedded system, the DRAM is still a better option rather than
the PCM memory. Therefore, in this research work, in order to achieve a good balance
between the memory capacity and the performance, we suggest a hybrid memory architecture, which integrates the DRAM and the SLC/MLC PCM memory. With this motivation,
four algorithms are presented and evaluated in this chapter, which considering both the task
scheduling and the memory mode configuration. To the best of our knowledge, this chapter
is the first work on the synthesis issue on PCM based embedded CMP systems.
The major contributions of this chapter can be summarized as follows:
∙ We propose a chromosome representation for both the task scheduling and the hybrid
memory mode configuration. Our proposed chromosome representation includes
three strings: the scheduling string that indicates the scheduling order; the assigning
string that represents task-core assignments; and the memory mode configuration
string that shows where and in which mode pages are stored in the hybrid memory. A chromosome represents a complete solution of the task scheduling with data
dependencies, as well as the hybrid memory configuration optimization.
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∙ To improve the hybrid memory efficiency, we design four algorithms for the optimization of the MLC/SLC PCM + DRAM hybrid memory. To take advantage of
both the high memory capacity of the PCM memory and the fast access time in the
DRAM memory, we explore solution spaces of the task scheduling and the memory
configuration, and find the solution that balances the performance and the efficiency
of the PCM memory utilization.
∙ Our experimental results show that our genetic-based algorithm generates the best
solutions. It significantly reduces the maximum memory usage by 76.8% compared
to the DRAM+ uniform SLC configuration, and improves the efficiency of memory
usage by 155.6% compared to the DRAM + uniform 4 bits/cell MLC configuration.
In addition, the performance of the system, in terms of total execution time, is also
improved by 101% compared to the uniform 4 bits/cell MLC configuration.
In Section 4.2, we discuss works related to this research work. In Section 4.3, the
background knowledge of the hybrid memory is presented. A motivational example is
given in Section 4.4. We propose our algorithms in Section 4.5, followed by experimental
results in Section 4.6. Finally, we conclude this chapter in Section 4.7.

4.2

Related work

The PCM incorporated in the memory hierarchy has been well studied in [6, 9, 10, 63].
A DRAM based page cache was implemented for a large PCM memory [10]. This page
cache not only improves the performance by buffering frequently used pages, but also
helps endurance by reducing writes. Enhancement approaches, such as read-before-write,
row-level rotation and segment swapping, were proposed to improve the life time of the
PCM [9]. By rotating the cache line, the row-level rotation distributes the row level wear
evenly. In the segment swapping, the contents of the least-frequently-written page and the
page being written are swapped. Lee et al. presented a PCM storage device with a bit level
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read-before-write loop [63]. They verified the PCM buffer organization and proposed that
partial writes are able to tolerate long latency of write. Techniques on both the hardware
level and the operating system level were proposed to reduce the programming power of
PCM by 50%, as well as to provide a significant improvement on the endurance over conventional designs [79]. Ferreira et al. also described three life time enhancements for PCM:
N-Chance victim selection replacement policy, bit level writes, and a swap management on
page cache writebacks [6]. The above works focus on device level and require hardware
modifications. The hybrid memory combining the non-volatile memory and the DRAM
was studied in [10, 80–82]. A combination of PCM and DRAM was proposed as an alternative architecture for the future main memory [10]. A energy efficient hybrid memory
architecture, PDRAM, was proposed in [80]. An operating system supporting mechanism
was designed for the NOR-flash + DRAM hybrid memory [80]. And Liu et al. proposed
power-aware memory partitioning algorithms for the PCM + DRAM hybrid memory [82].
However, these papers didn’t consider the SLC/MLC configuration in the hybrid memory,
which limits the scalability of the PCM memory as the main memory.
Multi-level cell techniques have been widely studied in various memory platforms. An
MLC Spin-Transfer Torque Random Access Memory (STT-RAM) implementation was provided in [83]. Chen et al. designed an access scheme for the MLC STT-RAM, at the circuit
level as well as the architectural level [84]. Three different write schemes were provided
based on physical principles of the resistance state transition of the MLC STT-RAM. The
MLC technique has also been implemented in the flash-base memory system [85]. A multilevel address translation mechanism was proposed to accelerate the translation process in
MLC flash memory storage systems [86]. Chang et al. designed a reliable memory technology device to improve the reliability of the MLC flash memory system at the device
driver layer [87]. Another approach to improve the reliability of MLC flash memory, an
error correcting solution concatenating trellis coded modulation (TCM) with an outer BCH
code, was proposed by Li et al. [88]. Jung et al. presented algorithms to reduce unneces-
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sary write and erase operations in the MLC flash with a buffer, to enhance the performance
of the MLC flash memory [89]. Nevertheless, the above approaches focused on either improving the reliability or enhancing the performance of the MLC memory. They did not
consider the efficiency of utilizing the MLC memory.
A recent trend in PCM techniques has been focused on the MLC technique [8, 14–
16, 90, 91]. A number of papers focused on write techniques for a MLC PCM to obtain
the tight resistance levels, by reducing the margin between two resistance levels. In [14],
multi-level programming algorithms were proposed based on control of the tail-end of the
programming pulse. It showed that iterative writes to program a PCM cell can provide better accuracy. A drift-tolerant MLC mechanism was proposed for the PCM memory [90].
This drift-tolerant mechanism uses the modulation coding to offer high resilience to drift.
A 2 bits/cell MLC PCM cell design was proposed in [15]. An optimization design was
presented for the write programming operation in the MLC PCM to improve the speed of
the write [92]. A preemptable read mechanism was implemented to pause and resume iterative writes in the MLC PCM, reducing the waiting time of a read request [4]. Authors
in [15] also presented a programming algorithm suitable for their MLC design. A morphable memory system (MMS) was proposed in [16]. This MMS switches the PCM cell
between the SLC and the MLC with small hardware overhead. The adjustment is based on
the statistic information of memory traffic in runtime. Another MLC/SLC PCM architecture was presented in [8]. The PCM configuration in [8] was also based on device capacity
utilization in the running time. The Mercury architecture was presented to address the
high-write latency and the process variation issues in the MLC PCM, by adapting different programming schemes [93]. Zhang et al. proposed the Helmet architecture to reduce
the readout error rate [94]. Jagmohan et al. proposed an information-theoretic Channel
Coding with Side-Information at Transmitter (CSIT) paradigm to maximize the memory
capacity of the MLC PCM memory [91]. However, none of these papers considered the
memory-related characteristics of applications running in the system.
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4.3

Background and Model

The PCM memory
As one of non-volatile memory techniques, PCM stores data by programming the resistance
of the chalcogenide, i.e., the phase-change material. When different amounts of heat are
applied in the chalcogenide layer of a PCM cell, the chalcogenide material can be switched
between two different states, the crystalline state and the amorphous state. Since resistances
of the chalcogenide in these states are not identical, the data stored in the PCM cell can be
read by simply sensing the resistance of the chalcogenide layer.
An increasing trend of research interest has been shown in the MLC operation in PCM
cells. The earlier PCM techniques have been focused on the single bit operation. However,
the large resistance contrast between those two states and the recent “program-and-verify”
(P&V) technique enable multiple bits storing in one single cell. Assuming the resistance
range of a MLC PCM device is from 𝑅𝑚𝑖𝑛 to 𝑅𝑚𝑎𝑥 , we can equally divide this range into
4 or 16 resistance sub-ranges for 2 bits/cell or 4 bits/cell, respectively, as shown in Fig 4.1.

(a)

(b)

(c)

Figure 4.1: The resistance levels of a PCM cell, assuming the resistance range of the PCM
cell is from 𝑅𝑚𝑖𝑛 to 𝑅𝑚𝑎𝑥 . (a) The SLC PCM cell, (b) the 2-bit MLC PCM cell, and (c)
the 4-bit MLC PCM.
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The P&V technique is widely used for the multi-bit writing in Flash memories [8].
Since the resistance distributions of multiple bit levels are non-overlapping, the P&V iteratively applies set pulse and check whether the resistance has reached the required range
precisely. In details, the P&V first uses a SET-sweep pulse, which immediately followed by
a RESET pulse, to program the MLC to a totally RESET state. Then a sequence of partial
SET pulses is applied to the MLC, under a feedback-loop control [15]. By this approach,
the MLC can be programmed to the required tight resistance range. Due to this iterative
program-and-verify procedure, the write operation in MLC is more time-consuming than
that in SLC [8]. Moreover, the write operation also leads to shorter endurance of the MLC.
The morphable PCM device
The advantage in the scalability of MLC has been increasingly attracting research attentions
[14, 15]. However, the disadvantage in the life time and the performance has limited the
implementation of MLC techniques in PCM devices [8, 16]. Since the major difference
between the SLC and the MLC is the resistance ranging, the 4 bits/cell MLC can be used
as a SLC or a 2 bits/cell MLC without major changes in sensing circuit. The morphable
PCM cell is one of the mechanisms that can switch operation mode between SLC and
MLC, based on the workload [16].
The memory capacity requirement is widely different from time to time when various
applications are running. For example, the worst-case application in the SPEC CPU 2006
requires close to 1GB memory. However, most of applications in the SPEC CPU 2006
need much less memory than 1GB [16]. Thus systems with memory less than 1GB can
execute most of the SPEC CPU 2006 efficiently, while they may face serious performance
degradation when running the worst-case application. On the other hand, systems equipped
with more than 1GB memory are not efficient at most cases. For the sake of reliability,
systems are typically provisioned with more memory capacity than the required capacity
for efficient executions of applications in worst-case scenarios.
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The morphable PCM device can morph the memory on-the-fly [16]. By doing this, the
memory runs efficiently in a low density mode, such as the SLC mode, in the common
case; and switch to a high density mode, such as the 2 bits/cell MLC mode or even 4
bits/cell mode, in the worst-case scenario. The morphable memory system consists of a
high-density high-latency region and a low-density low-latency region. The ratio of these
two parts can be adjusted dynamically. The dynamic adjustment is decided based on the
memory traffic observed by the memory monitoring circuit.
PCM + DRAM hybrid main memory
In this chapter, we focus on the optimization of the memory mode selection for system
equipped with a hybrid memory architecture. This hybrid architecture consists of two
parts: a DRAM array as well as a PCM memory architecture, which is similar to the
morphable PCM device. The addition of the DRAM in the hybrid memory can provide
better performance than that from the PCM memory. Thus, it is more realistic than the
PCM-based memory architecture. We assume there are three different kinds of modes in
the PCM memory: a) the SLC mode; b) the 2 bits/cell MLC mode; and c) the 4 bits/cell
MLC mode.
A memory controller is the critical component to manage the PCM + DRAM hybrid
main memory, as shown in Fig 4.2. In the traditional DRAM, when operating a memory
request, the memory controller sends a sequence of micro commands to the memory banks.
When a read miss happens in in the row buffer, a precharge command to write back a row
buffer is issued before a new row is loaded. However, for the PCM, the controller always
bypasses the row buffer and writes to cells directly in a write operation. Thus, the controller
directly loads a row without writing back the victim row. In the PCM + DRAM hybrid main
memory, we propose a memory controller with two separate sets of data and control buses,
connected to the PCM and the DRAM, respectively. A multi-row buffer is equipped in the
controller, loading pages from either the PCM or the DRAM. In the read operation, the
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controller first checks the row buffer. If the target is in the buffer, the memory controller
obtains the entry without accessing the memory bank. Otherwise, the memory controller
will first decide the victim row, check whether it needs to be written back in the DRAM
or it is already in the PCM. Then it will issue an activate command to move the data to an
empty row in the buffer, and a read command to get the data. In the write operation, the
memory controller issues the write command and sends the data directly to the memory
bank, if the data address is in the PCM.

Figure 4.2: The architecture of the CMP system with PCM + DRAM hybrid main memory

Application model and problem statement
We use the data-flow graph with pages (DFGP) to model an application of embedded
systems. A DFGP 𝐺 = ⟨𝑇, 𝐸, 𝑃, 𝑅𝑃 , 𝑊𝑃 , 𝐸𝐶 ⟩ is a direct acyclic graph (DAG). 𝑇 =
⟨𝑡1 , 𝑡2 , 𝑡3 , ..., 𝑡𝑛 ⟩ is the set of 𝑛 tasks. 𝐸 ⊆ 𝑇 × 𝑇 is the set of edges where (𝑢, 𝑣) ∈ 𝐸
means that task 𝑢 must be scheduled before task 𝑣. 𝑃 = ⟨𝑃1 , 𝑃2 , 𝑃3 , . . . , 𝑃𝑚 ⟩ is the set of
𝑚 pages that are required by tasks. 𝑅𝑃 : 𝑇 → 𝑃 ∗ is the function where 𝑅𝑃 (𝑡) is the set of
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pages that task 𝑡 reads. 𝑊𝑃 : 𝑇 → 𝑃 ∗ is the function where 𝑊𝑃 (𝑡) is the set of pages that
task 𝑡 writes. 𝐸𝐶 (𝑡) represents the execution time of task 𝑡.
We consider the PCM + DRAM hybrid memory optimization for a DFGP as the combination of two parts: the task-core scheduling and the hybrid memory configuration. A
task-core schedule 𝑆𝑖,𝑗 is a matrix that indicates task-core assignment pairs and the execution order of tasks on each core. When 𝑆𝑖,𝑗 ∕= 0, it represents that task 𝑖 is assigned to core
𝑗, and the value is the scheduled start time of task 𝑖. Only one element in each row has a
non-zero value, because each task will only be executed once. From the standpoint of the
task execution, the task-core schedule tells on which core a given task will be executed and
the exact start time of the execution. From the standpoint of a core, the task-core schedule
indicates the task execution order of a given core and the exact start time of each task in this
order. The task execution order can be obtained by sorting non-zero elements in a column
of the task-core schedule 𝑆. The hybrid memory configuration 𝑃 =< 𝑅, 𝑊 > is a pair
of matrixes. 𝑅𝑖,𝑗 that shows in which memory mode that page 𝑖 read by task 𝑗 is stored in
memory. 𝑊𝑖,𝑗 that shows in which memory mode that page 𝑖 written by task 𝑗 is stored in
memory. In those matrixes, “0.5”, “1”, “2”, and “4” indicate that the page is stored in the
DRAM, the PCM of the SLC mode, the PCM of the 2 bit/cell MLC mode, and the PCM of
the 4 bit/cell MLC mode, respectively.
Because of the parallel processing of an application, only a hybrid memory configuration is not enough for the hybrid memory optimization. Different task-core schedules lead
to different memory usages at a certain time period. With the same hybrid memory configuration, some schedules may exceed the memory capacity, while some others may not.
Therefore, the output of our hybrid memory optimization includes a task-core schedule 𝑆
and a hybrid memory configuration 𝑃 . The problem statement is given as the following:
Input: A DFGP ⟨𝑇, 𝐸, 𝑃, 𝑅𝑃 , 𝑊𝑃 , 𝐸𝐶 ⟩, and the capacity of the DRAM and the PCM.
Output: A task-core schedule 𝑆 and a hybrid memory configuration 𝑃 , which subject
to the following objectives:
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Objective 1: The memory usage should not exceed the memory capacity at any time.
Objective 2: The memory usage should be the most efficient.
The idea behind the first objective is that the exceeding memory usage results in accesses to the hard drive, which are far slower than accesses to the PCM memory, not to
mention the access speed of the DRAM. And the second objective is the basic objective of
our optimization. An efficient memory usage should avoid low memory usages. It should
also favor the DRAM + SLC PCM mode the most, because of the low access time and the
low energy consumption in this mode. And the 4 bits/cell MLC mode should be least favored, due to its long access time and high energy consumption. In the best case scenario,
all pages should be stored in the DRAM all the time, which leads to the best performance
and the lowest energy consumption. However, it may conflict with the first objective, where
the memory capacity is not large enough for storing all pages in either DRAM or the SLC
mode PCM all the time. Therefore, generating a task-core schedule 𝑆 and a hybrid memory configuration 𝑃 subjecting to these objectives is the key to efficiently utilize the hybrid
memory. In our proposed iterative algorithms, we check the memory capacity objective
for every new solution in each iteration, and only solutions that meet the memory capacity objective may be accepted. Thus, the output of our proposed iterative algorithms will
satisfy the first objective, unless storing all pages in 4 bits/cell MLC mode configuration
cannot meet the first objective. In addition, by evaluating solutions by our proposed fitness
function, the output of our proposed algorithm favors he DRAM + SLC PCM mode the
most, and configures the 4 bits/cell MLC mode as few as possible.

4.4

Motivational Example

In this section, we first give an example to show that configuring the hybrid memory can
improve the performance of the CMP system and the efficiency of the hybrid memory.
Considering a schedule for an application represented by the DFGP in Fig. 4.3(a) in a
three-core CMP system, each task in the application needs to read pages from a shared
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(a)

(b)

(c)

Figure 4.3: An example of configuring the hybrid memory. (a) The DFGP of the application in the example, (b) read pages and write pages of tasks in the application, (c) read and
write latency of the hybrid memory and the SSD

hybrid memory and write pages in the hybrid memory, as shown in Fig. 4.3(b). The system
is also equipped with a SSD as the secondary storage. The data stored in the hybrid memory
are mainly from the SSD or write operations of previous tasks. When a required page is
not in the hybrid memory, it is read from the SSD.

Figure 4.4: A task-core schedule for the applicant in this example. “SSD P1 P5” means
that the content of pages P1 P5 is stored in the hybrid memory from the SSD. “R P1 P5”
shows that the core reads pages P1 P5 from the hybrid memory. “EXE A” indicates that the
core executes task A. “W P6 P16” represents the write operation on pages P6 P16. “Move
P3” is the operation that copy the content of page P3 from DRAM to PCM in the hybrid
memory. The “DRAM” and “PCM” columns show pages that need to be in the hybrid
memory in each step.
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In this example, we refer the number of SLC cells for storing one page as a page block,
while one page block in the 4 bits/cell MLC mode can store up to four pages. The DRAM
in the hybrid memory is enough for two page blocks. The settings on the memory capacity
and the number of cores in this example are small, for the sake of simplicity. The settings
in our experiments are highly related to the real system, as we will mention in Section 4.6.
We assume that all tasks in this application require the same execution time, 1000 cycles.
Reading a page from the PCM requires 500 cycles in the SLC mode, 1000 cycles in the 2
bits/cell mode, and 2000 cycles in the 4 bits/cell mode, respectively [82]. The read/write
latencies of the hybrid memory and the SSD are shown in Fig. 4.3(c).
Using a simple list-scheduling algorithm, we can get a task-core schedule shown in
Fig. 4.4. Note that, even though we show the schedule in step-wise, three cores do not
necessarily start and end the same step at the same time. As we mentioned in the previous
section, if the required page are not in the PCM memory, the system needs to request the
page block back from the SSD. In this case, the SSD requires significant access overheads
compared to the PCM memory accesses. Therefore, to avoid unnecessary performance
degradation, the system should be equipped with the large enough size of PCM memory
for the maximum memory requirement. As shown Fig. 4.4, high memory requirement
occurs in step 6, where twelve page blocks are needed to be in the PCM memory.
Since memory accesses in the DRAM are both significantly shorter than that of the
PCM, all DRAM blocks are used in every step in this schedule. Configuring all PCM
cells in the SLC mode, the number of required page blocks is shown in the second column
of Fig. 4.5. Thus, the system should have at least 12 page blocks of the PCM memory.
However, we observe that the memory requirement is no more than 50% of the maximum
memory requirement in 13 out of 17 steps. We show the required time of each task in
Fig. 4.6. The critical path of this schedule is {𝐴, 𝐷, 𝐺, 𝐽}. And the total execution times
of this schedule are 87000, 119750, and 183750 cycles for SLC mode, 2 bits/cell MLC,
and 4 bits/cell MLC, respectively.
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Figure 4.5: The number of page blocks required in the PCM section of the hybrid memory in each step. The “SLC” columns, the “2-MLC” columns and the “4-MLC” columns
indicate that all PCM cell are configured in the SLC mode, the 2 bits/cell MLC mode, and
the 4 bits/cell MLC mode, respectively. The “Sch” columns indicate the hybrid memory
configuration generated by our genetic-algorithm.

Using our genetic-based algorithm presented in the next section to explore the hybrid
PCM configuration space, we can find a hybrid configuration as the required page of {𝐴,
𝐽} are stored in the DRAM and SLC PCM mode, the required page of {𝐼, 𝐻} in the
DRAM and 2 bits/cell MLC PCM mode, and the required page of {𝐵, 𝐶, 𝐷, 𝐸, 𝐹 , 𝐺} in
the DRAM and 4 bits/cell MLC PCM mode. This schedule has a significant improvement
in the memory utilization and performance. Our schedule only needs three PCM memory
blocks, which is 75% less than the SLC mode, 50% less than the 2 bits/cell MLC mode.
And in 12 out of 17 steps, all three PCM blocks are used. And the total execution time is
163500, which is 11% shorter than that of the 4 bits/cell MLC mode.
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Figure 4.6: The execution time of each task, including the time of loading pages from the
SSD to the hybrid memory, reading pages from the hybrid memory, executing the task,
and writing pages to the hybrid memory. The red rows represent tasks in the critical path,
which includes task 𝐴, 𝐷, 𝐺, and 𝐽.
4.5

Scheduling Algorithms for Hybrid Memory

In this section, we propose four different scheduling algorithms for the hybrid memory.
The Genetic Algorithms (GA), the Stimulated Annealing (SA), and the Tabu algorithm are
three iterative algorithms. In addition, we also design a heuristic algorithm to schedule the
hybrid memory.
The Genetic Algorithm
The GA is a heuristic method to find the near-optimal solution in a large solution space.
The GA is inspired by the process of natural evolution. In the GA, a solution is represented
as a chromosome. A population, i.e., a large number of chromosomes, is generated by
some low computational approaches, such as random generation or greedy heuristics. Each
chromosome in the population is associated with a fitness value. A predefined number of
iterations of evolution follow the initial population generation. In each iteration, some
pairs of chromosomes are selected by a biased random selection approach. Chromosomes
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with the higher fitness values are more likely selected from the population. A crossover
approach is implemented on each pair of selected chromosomes to generate some new
chromosomes. Some other chromosomes are also selected from the population, followed
by a mutation procedure that also generates some other new chromosomes. In each iteration
of the GA, the fitness values of all chromosomes in the population are evaluated, and the
best chromosome is recorded. After a large number of iterations, the best chromosome
in the population is translated as the selected solution. We show the genetic algorithm in
Alg. 4.1. The detailed description of each step in Alg. 4.1 will be provided in the following
part of this subsection.
Algorithm 4.1 The genetic algorithm
Input: A set of tasks, 𝑚 different cores, PCM memory capacity 𝑀 𝐶, and DRAM memory capacity
𝐷𝐶, predefined parameters: population size 𝑃 , the number of chromosomes pairs for crossover
𝑅, the number of chromosomes for mutation 𝑄, two threshold numbers of iterations 𝐼 and 𝐺𝑡ℎ
Output: A schedule generated by the genetic algorithm
1: Form the initial population with the size of 𝑃
2: for 𝑖: 1 to 𝐼 do
3:
Selecting 𝑅 pairs of chromosomes from 𝑃𝑐𝑢𝑟
4:
Create 2𝑅 new chromosomes by crossovering the 𝑅 pairs of chromosomes selected above
5:
Selecting 𝑄 chromosomes from 𝑃𝑐𝑢𝑟
6:
Create 𝑄 new chromosomes by mutating the 𝑄 chromosomes selected above
7:
Include the 2𝑅 + 𝑄 chromosomes in 𝑃𝑐𝑢𝑟
8:
Selecting 𝑃 chromosomes from 𝑃𝑐𝑢𝑟 for next iteration
9:
if The best chromosome has not been changed in the last 𝐺𝑡ℎ iteration then
10:
Break
11:
end if
12: end for

Representation of chromosome
In our genetic-based algorithm, we consider both the task-core scheduling and the hybrid
memory configuration. We use three strings to represent a complete solution: the scheduling string, the assigning string, and the memory mode string. For a solution, these strings
have the same length 𝑛, which represents the number of tasks in the application.
The scheduling string is a one dimensional representation of the DFGP. We can transform the DFGP into a string by the topological sort [95]. The scheduling string indicates
84

(a)

(b)

(c)

(d)

(e)

(f)

Figure 4.7: A chromosome representation of an application. (a) is the DFGP of the application. (b) the read/write pages of each task. (c)and (d) are two valid scheduling strings for
the application. (e) is an assigning string for the application. (f) is a memory mode string
for the application.

the scheduling order of tasks. Each task only appears once in the scheduling string. For
instance, 𝑡𝑖 placed in the fourth element of the string means that task 𝑡𝑖 is the fourth task to
be scheduled. Note that valid scheduling string representations of a given DFGP may not
be unique, as long as the data dependencies are held. For example, Fig. 4.7(c) shows one
valid scheduling string of the DFGP in Fig. 4.7(a). Since task A is the predecessor of tasks
B, C, D, and E, task A should be placed before task B, C, D, and E in the scheduling string.
In this schedule, task A is the first task to be scheduled, followed by task C, D, B, and so
on. Fig. 4.7(d) shows another valid scheduling string.
The assigning string is a vector indicating task-core assignments. The value of the i-th
element demonstrates the core where task 𝑡𝑖 is assigned to in this solution. Fig. 4.7(e) is a
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valid assigning string. Note that order of associated tasks is alphabetical. It is not the order
indicated in the scheduling string. In Fig. 4.7(e), the first element is associated with task
A, and the second element is associated with task B. Tasks A, E, and I are assigned to core
0; tasks C, D, and F are assigned to core 1; and tasks B, G, and H are assigned to core 2.
The combination of one valid scheduling string and one assigning string can be translated into a complete task-core schedule 𝑆 by assigning tasks to the corresponding core in
the order indicated in the scheduling string. Given a scheduling string and an assigning
string, when we decide the start time of a task on a core, we set its start time as the earliest
time when the core is available as well as all its predecessor tasks are finished.
The last part of the chromosome is the memory mode string, which includes strings
for read and write operation. This string is also associated with tasks in alphabetical order.
The value of each element represents where and in what memory mode the required pages
of the corresponding task are stored. Fig. 4.7(f) shows an example of the memory mode
string for the application in Fig. 4.7(a) and (b). This string indicates that the required pages
of task A, i.e., {𝑃 0, 𝑃 1, 𝑃 2}, are stored in the SLC mode of PCM when they are read,
and the written pages of task A, that is 𝑃 2, is stored in the DRAM. In some cases, multiple
tasks, which share same pages and are executed concurrently in a given schedule, may
conflict in the mode string. The shared pages are stored in the mode configuration of the
task appearing the earliest in the scheduling string. Therefore, in the mode configuration,
pages read by the same task may not be identical. In addition, we also set a criteria for
placing pages in DRAM. In the case where pages of a task are scheduled to be placed in
the DRAM when the DRAM is full, we define this chromosome is not acceptable, which
we will discuss later in this chapter. However, in some cases, the DRAM has some spaces
available, but not enough for all pages required by the task. Therefore, we set different
priorities for pages: 1) pages that are or will be written by this task, and will be read
by some tasks later, have the highest priority; 2) pages that are or will be written by this
task have the second highest priority; 3) pages that will be read by some tasks later have
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the second lowest priority; and 4) other pages have the lowest priority. With this priority,
pages with higher priorities are selected to place into the DRAM. The rest pages are placed
in the PCM with the SLC mode. Based on these criteria, we can translate a memory mode
string into a hybrid memory configuration 𝑃 . Combining the hybrid memory configuration
string and the task-core schedule, we can get a complete solution for optimizing the hybrid
memory.
Initial population
In the first step of our genetic algorithm, we need to randomly generate a pre-defined
number of chromosomes in the population. For the assigning string and the memory mode
string, any randomly generated string is valid, as long as each element of the string is within
the valid range of value. However, for the scheduling string, we have to check the data
dependencies inside the string. For each task represented in the scheduling string, all its
predecessor tasks should be placed before this task, and each of its successor tasks should
be placed after it. Due to data dependencies, the number of valid scheduling strings may
be smaller than the size of population. In this case, we can generate multiple chromosomes
by combining one scheduling string with multiple pairs of assigning string and memory
mode string. To ensure that there are chromosomes in the population in some extremely
low memory capacity, we generate some chromosomes which all pages are stored in the
DRAM + 4 bits/cell MLC mode configuration. The lowest memory usage chromosomes
are the ones that schedule all tasks in one core and store all pages in the DRAM + 4 bits/cell
mode, since there is only one task that requires data in the memory at a time and all data are
stored in the least space-requiring mode. Thus we also include these chromosomes in the
population. Finally, we need to remove multiple identical chromosomes in the population,
so that every chromosome is unique. The population initialization procedure is shown in
Alg. 4.2.
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Algorithm 4.2 Generating initial population
Input: A set of tasks, the population size 𝑃
Output: An initial population
1: Initial an empty population 𝑃𝑖𝑛𝑡
2: while 𝑠𝑖𝑧𝑒(𝑃𝑖𝑛𝑡 ) < 𝑃 or no new valid assigning string can be created do
3:
Put all tasks in task set 𝑈
4:
Initial an empty scheduling string 𝑆
5:
while 𝑈 is not empty do
6:
Put all assignable tasks in task set 𝐴
7:
Randomly select a task 𝑖 in 𝐴
8:
Remove task 𝑖 from 𝑈
9:
Push 𝑖 into 𝑆
10:
end while
11:
Randomly form a assigning string 𝐴𝑆
12:
Randomly form a memory mode string 𝑀 𝑀
13:
Form the chromosome 𝐶 by combining 𝑆, 𝐴𝑆, and 𝑀 𝑀
14:
Add 𝐶 into 𝑃𝑖𝑛𝑡
15: end while
16: while 𝑠𝑖𝑧𝑒(𝑃𝑖𝑛𝑡 ) < 𝑃 do
17:
Randomly select 𝑃 − 𝑠𝑖𝑧𝑒(𝑃𝑖𝑛𝑡 ) chromosomes in 𝑃𝑖𝑛𝑡
18:
Modify assigning string and memory mode strings of these chromosomes
19:
Add them into 𝑃𝑖𝑛𝑡
20:
Remove identical chromosomes from 𝑃𝑖𝑛𝑡
21: end while

Selection
In the genetic algorithm, a small portion of chromosomes are selected from the population
for the further evolution, modeling the nature’s survival-of-the-fittest mechanism [96]. A
proper selection procedure in a genetic algorithm should have two basic characters. First,
fitter solutions should have better chances to survive, while weaker ones tend to perish. This
character helps the convergence in the evolution. The other character is that the selection
should be a random process. A less random selection procedure leads to small search space
explored.
In our genetic-based algorithm, the first step of the selection procedure is to evaluate
fitness functions of all chromosomes. The fitness function is the key to evaluate chromosomes. As we have mentioned in the previous subsection, one chromosome represents a
complete task-core schedule as well as a hybrid mode configuration. Based on the schedule
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and the mode configuration, we define the fitness function as follows:
𝐹 𝑖𝑡𝑛𝑒𝑠𝑠 = ∑𝑛

𝑖=1

∑

∑𝑛

𝑖=1

∑

𝑃𝑗 ∈𝑅𝑃 (𝑡𝑖 )∪𝑊𝑃 (𝑡𝑖 )

𝑠𝑖𝑧𝑒(𝑃𝑗 )

𝑃𝑗 ∈𝑅𝑃 (𝑡𝑖 )∪𝑊𝑃 (𝑡𝑖 ) (𝑀 𝑂𝐷𝐸(𝑖)

× 𝑠𝑖𝑧𝑒(𝑃𝑗 ) × 𝐼𝑖,𝑗 )

(4.1)

In the above fitness function, 𝑀 𝑂𝐷𝐸(𝑖) relates to the 𝑖𝑡ℎ element of the memory mode
string in the chromosome, where “0.5”, “1”, “2”, and “4” represent “DRAM”, “SLC”, “2
bits/cell MLC”, and “4 bits/cell MLC”, respectively. 𝑠𝑖𝑧𝑒(𝑃𝑗 ) is the size of page 𝑃𝑗 . 𝐼𝑖,𝑗
indicates whether page 𝑃𝑗 is stored in the hybrid memory with the mode explicated in the
𝑖𝑡ℎ element of the memory mode string. For example, assuming tasks 𝑡1 and 𝑡3 share the
same page 𝑃5 at the same time, and 𝑡1 is listed before 𝑡3 in the scheduling string, we store
𝑃5 in the mode indicated in the 1𝑠𝑡 element of the memory mode string, and we set 𝐼1,5 = 1
as well as 𝐼3,5 = 0.
This fitness function represents the average hybrid memory performance of the application, in terms of bits/cell. Since we set the definition of a valid chromosome as the one
without exceeding the pre-defined maximum memory capacity, the higher the fitness function is, the less average “bits/cell” the memory is configured in the chromosome. Less
average “bits/cell” in the memory leads to a better memory performance. In addition, more
pages shared in the hybrid can improve the memory performance by reducing reads and
writes in the memory, which is also reflected in the fitness function. Thanks to the use
of “𝐼𝑖,𝑗 ” indicators, only one memory access is counted in the denominator of the fitness
function, when there is a page shared among multiple tasks. The more pages shared, the
higher the fitness function is.
After fitness functions of all chromosomes in the population are evaluated, we sort
these chromosomes in the descending order of their fitness functions. The chromosomes
with identical values of fitness functions are sorted arbitrarily among themselves. Then
we use a rank-based roulette wheel selection scheme to select chromosomes [96]. In this
selection procedure, the P different chromosomes are determined as the next population.
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Considering the whole sorted chromosome population as a roulette wheel, each chromosome is located in a sector of this roulette wheel, based on its fitness function. To realize
the “survival-of-the-fittest” of the nature evolution, we partition the roulette wheel into sectors based on fitness functions. Chromosomes with a higher value of fitness function have
larger sectors in the roulette wheel. Let 𝑃 denotes the population size and the 𝑆𝑖 denote the
angle of the sector representing the 𝑖𝑡ℎ rank chromosome. We also define a constant ratio
𝐶 = 𝑆𝑖 /𝑆𝑖−1 < 1. Thus the following equations hold:
𝑆𝑖 = 𝐶 𝑖−1 𝑆1

(4.2)

𝑃
∑

1 − 𝐶𝑃
𝑆𝑖 =
𝑆1
(4.3)
1−𝐶
𝑖=1
∑
Normalizing the whole 360∘ of the wheel, i.e., 𝑃𝑖=1 𝑆𝑖 in Equ (4.3), as to 1, we can
have the sector angles of the first chromosome and a given 𝑖𝑡ℎ chromosome as follows:
1−𝐶
1 − 𝐶𝑃

(4.4)

1−𝐶
× 𝐶 𝑖−1
𝑃
1−𝐶

(4.5)

𝑆1 =

𝑆𝑖 =

In order to keep the population size in each iteration of the evolution, we need to select
P chromosomes from the population, which is usually larger than the default population
due to the crossover and the mutation procedures in the last iteration. In our geneticbased algorithm, we select P random pages from the range of 0 to 1. Each of these P
random pages falls in a sector mentioned above. The corresponding chromosomes are
selected. Since pages are selected randomly, some of them may fall in the same sector,
leading to the case that multiple identical chromosomes exist in the population. Multiple
identical chromosomes do not help in improving the performance of the genetic algorithm.
To avoid this, we check the P pages, and re-select any of them if they are related to the
same sector. In this selection procedure, the P different chromosomes are determined as
the next population.
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Crossover

(a)

(b)

(c)

(d)

Figure 4.8: Steps of the crossover procedure on scheduling strings. (a) Two scheduling
strings 𝐶𝐴, 𝐶𝐵, and a cutting point of 4; (b) Four strings 𝐶𝐴0 , 𝐶𝐴1 , 𝐶𝐵0 , and 𝐶𝐵1
after cutting; (c) Forming two new scheduling strings, by copying 𝐶𝐴0 as the upper part
of 𝐶𝐴𝑛𝑒𝑤 , and copying 𝐶𝐵1 as the lower part of 𝐶𝐵𝑛𝑒𝑤 ; (d) Completing these two new
scheduling strings by re-ordering the rest.

The traditional crossover procedure generates new chromosomes by truncating two
chromosomes and jointing one part of each. Our chromosome representation consists of
three strings, one of which, the scheduling string, includes the data dependencies. Hence,
the crossover procedure operates differently for those three strings in a given chromosome.
In the first step of the crossover procedure, we randomly select 𝑅 pairs of chromosome.
The pair selection is similar to the selection presented previously, by using the rank-based
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roulette wheel scheme. The major difference is that the chromosomes in the population
selection must be unique, while a chromosome can be selected in multiple pairs in the
crossover selection, as long as no multiple pairs are identical. The implementation of the
rank-based roulette wheel scheme in this selection mimics the natural fact that better individuals have better chance in reproducing offspring. Each pair of chromosomes creates
two new chromosomes.
For the scheduling strings of a pair of chromosomes, we first randomly pick a cutting
point, truncating each of the chromosomes into two parts. Let 𝐶𝐴 and 𝐶𝐵 denote the
scheduling string of these two chromosomes, and 𝐶𝐴0 , 𝐶𝐴1 , 𝐶𝐵0 , and 𝐶𝐵1 represent four
truncated parts of these two scheduling strings. In the generation of two new chromosomes,
we copy the 𝐶𝐴0 as the upper part of a new chromosome, and the 𝐶𝐵1 as the lower part of
another new chromosome. For the tasks represented in the 𝐶𝐴1 and 𝐶𝐵0 , we will re-order
them based on the tasks order in 𝐶𝐵 and 𝐶𝐴, respectively. In this crossover method, we
keep the upper part of a string and the lower part of another string unchanged, instead of
keeping the upper parts of two strings unchanged. The reason is that keeping the upper
parts of two strings in crossover leads to fast convergence and poor solutions, since the
upper parts of strings in the population are less likely to be changed via crossover in this
case.
For example, let the scheduling string in Fig. 4.7(a) be 𝐶𝐴, the scheduling string in
Fig. 4.7(b) be 𝐶𝐵, and the cutting is 4, as shown in Fig. 4.8(a). By truncating these
scheduling strings, we have 𝐶𝐴0 = {𝐴, 𝐶, 𝐷, 𝐵}, 𝐶𝐴1 = {𝐸, 𝐹 , 𝐺, 𝐼, 𝐻}, 𝐶𝐵0 = {𝐴, 𝐵,
𝐷, 𝐸}, 𝐶𝐴0 = {𝐹 , 𝐶, 𝐺, 𝐻, 𝐼}, as shown in Fig. 4.8(a). To create the first new scheduling
string, we copy the 𝐶𝐴0 as the first 4 bit of the new string, as shown in Fig. 4.8(c). Then
for the tasks {𝐸, 𝐹 , 𝐺, 𝐼, 𝐻} in 𝐶𝐴1 , we observe that their order in string 𝐶𝐵 is {𝐸, 𝐹 ,
𝐺, 𝐻, 𝐼}. We place these five tasks in the last five bits of the new string in the order of
{𝐸, 𝐹 , 𝐺, 𝐻, 𝐼}. Thus the first new scheduling string 𝐶𝐴𝑛𝑒𝑤 is {𝐴, 𝐶, 𝐷, 𝐵, 𝐸, 𝐹 , 𝐺,
𝐻, 𝐼}, as shown in Fig. 4.8(d). We can also get the second new string 𝐶𝐵𝑛𝑒𝑤 as {𝐴, 𝐷,
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𝐵, 𝐸, 𝐹 , 𝐶, 𝐺, 𝐻, 𝐼}. By this truncate and joint procedure, we can crossover the task
scheduling orders of two scheduling strings without violating data dependencies, based on
Theorem 4.5.1.
Theorem 4.5.1 Let scheduling strings 𝐴 = {𝐴0 , 𝐴1 } and 𝐵 = {𝐵0 , 𝐵1 } be truncated by
the same cutting point. Also let 𝐴′1 = 𝑟𝑒𝑜𝑟𝑑𝑒𝑟(𝐴1 , 𝐵), and 𝐵0′ = 𝑟𝑒𝑜𝑟𝑑𝑒𝑟(𝐵0 , 𝐴). The
reorder function 𝑟𝑒𝑜𝑟𝑑𝑒𝑟(𝑥, 𝑦) re-orders string 𝑥 based on the order of same characters
appearing in string 𝑦. If 𝐴 and 𝐵 maintain data dependencies, then {𝐴0 , 𝐴′1 } and {𝐵0′ , 𝐵1 }
also maintain data dependencies.
Proof: Assume {𝐴0 , 𝐴′1 } violates the data dependencies, which means at least one of 𝐴0
and 𝐴′1 strings violates data dependencies. If 𝐴0 violates dependencies, then it contradicts
to the assumption “𝐴 maintains data dependencies” in Theorem 4.5.1. If 𝐴′1 does not
satisfy the dependencies, some tasks in 𝐴′1 are scheduled before their predecessor tasks.
Since the order in 𝐴′1 follows the order of 𝐵, the scheduling order in 𝐵 does not satisfy
the dependencies, which contradicts to the assumption “𝐵 maintains data dependencies” in
Theorem 4.5.1. Proofing by contradiction, the new scheduling string {𝐴0 , 𝐴′1 } definitely
maintain data dependencies. Similar proof can be applied to string {𝐵0′ , 𝐵1 }.
Since there is no data dependency in the assigning string and the memory mode string,
the crossovers in these two strings are simpler than that in the scheduling string. For two
assigning strings, we randomly select a cutting point, and switch lower parts to generate
new strings. The same procedure is applied to a pair of memory mode strings.
Mutation
While the crossover procedure creates two new chromosomes from two parent chromosomes, the mutation generates a new chromosome from single parent chromosome. Similar
to the crossover procedure, the mutation procedure works differently on those three strings
in the chromosome representation. For the assigning string or the memory mode string, we
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randomly select a bit for mutation. The selected bit is changed to another randomly picked
value. By switching the selected bit, a new string is generated.

(a)

(b)

Figure 4.9: Steps of the mutation procedure on the scheduling string of the application in
Fig. 4.3(a), assuming that task D will be the target of the mutation. (a) The flexible zone
of taks D, and a random pick of replacing spot (between E and G); (b) A new scheduling
string after the mutation procedure.

However, when we mutate the scheduling string, we need to consider two characteristics of the scheduling string: 1) each value (i.e. the tasks ID) should only appear once; 2)
the order of the value should maintain the data dependencies. Thus, in the mutation procedure on the scheduling string, we randomly relocate the selected bit, instead of changing
its value. For a given bit in the scheduling string, we define the flexible zone of this bit
(corresponding to task 𝑖) as the area ranging from the corresponding bit of the last predecessor task of 𝑖, to the corresponding bit of the first successor task of 𝑖. To maintain data
dependencies, a randomly relocating spot is selected with the flexible zone of the selected
bit. Then we insert this bit at the relocating spot and push forward the bits between the original spot of the selected bit and the relocating spot forward. An example of the mutation
procedure is shown in Fig 4.9.
Iterative evolution
In each generation of our genetic-based algorithm, we select 𝑅 pairs of chromosomes for
crossover, generating 2𝑅 new chromosomes. 𝑄 chromosomes are then picked for mutation, resulting in 𝑄 chromosomes. Therefore, there are 𝑃 + 2𝑅 + 𝑄 chromosomes in the
population at the beginning of next generation. The selection procedure keeps the population as 𝑃 . This iterative evolution stops either when the total generation reaches the
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pre-defined number, or when there is no improvement in the last 𝐺𝑡ℎ generations, where
𝐺𝑡ℎ is also a pre-defined parameter.
Stimulated annealing algorithm
The SA is also an iterative optimization algorithm [97]. In our proposed SA algorithm, we
use the same representation of the application as the chromosome in the GA. The basic idea
of the SA is that some new generated poor chromosomes will be accepted probabilistically
based on how the average “temperature” of the current generation, in order to obtain a
better search of the solution space. The temperature is a metric of the population, which
generally decreases in each generation. As the temperature of the populations becomes
lower, the probability of accepting a poor chromosome is lower. Thus, in the beginning
of the SA, poor chromosomes are more likely to be accepted, leading to a wider search
in the solution space. In addition, at the end of the SA, poor chromosomes are hard to be
accepted, which helps in the convergence of the search.
The initial population is created in the same way as that of our GA. The initial temperature used in our SA algorithm is the reciprocal of the average value of fitness functions,
which are computed by Equation 4.1, of all chromosomes in the initial population. In an
iteration, we select 𝑅 pairs of chromosomes for crossover, generating 2𝑅 new chromosomes. 𝑄 chromosomes are then picked for mutation, resulting in 𝑄 chromosomes. For
a new chromosome 𝐶𝑛𝑒𝑤 generated by the mutation of chromosome 𝐶𝑜𝑟𝑖 , we compute
𝑅𝑐𝑝(𝐶𝑛𝑒𝑤 ) = 1/𝐹 𝑖𝑡𝑛𝑒𝑠𝑠(𝐶𝑛𝑒𝑤 ) and 𝑅𝑐𝑝(𝐶𝑜𝑟𝑖 ) = 1/𝐹 𝑖𝑡𝑛𝑒𝑠𝑠(𝐶𝑜𝑟𝑖 ). A uniform random
value 𝑟 ∈ [0, 1) is selected for 𝐶𝑛𝑒𝑤 . If 𝑟 > 𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑(𝐶𝑛𝑒𝑤 ) and 𝐶𝑛𝑒𝑤 meets the memory
capacity constraint, 𝐶𝑛𝑒𝑤 will be accepted and 𝐶𝑜𝑟𝑖 will be discarded. Otherwise, 𝐶𝑛𝑒𝑤
will be discarded and 𝐶𝑜𝑟𝑖 will be kept. And the definition of 𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑(𝐶𝑛𝑒𝑤 ) is as Equation (4.6). For two new chromosomes generated by the crossover of two original chromosomes, we randomly pick one new chromosome and one original chromosome as a pair,
and the rest as another pair. The same probabilistic accepting procedure is applied to both
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pairs of chromosomes. After each iteration, the temperature is decreased by a pre-defined
cooling rate, which is 90% in our design.
1

𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑(𝐶𝑛𝑒𝑤 ) =
1+𝑒

𝑅𝑐𝑝(𝐶𝑜𝑟𝑖 )−𝑅𝑐𝑝(𝐶𝑛𝑒𝑤 )
𝑡𝑒𝑚𝑝𝑒𝑟𝑎𝑡𝑢𝑟𝑒

(4.6)

Tabu algorithm
The Tabu algorithm is a iterative solution search that keep track of already-searched regions
so that it does not search a local space repeatedly [98, 99]. Again, we use the chromosome
represents a solution.
In our proposed Tabu algorithm, we randomly generate a pre-defined number, ℎ𝑜𝑝𝑙𝑜𝑛𝑔 ,
of chromosomes. Since we will start the local search with each of these chromosomes, we
need to make sure that they are different from each other. For two given chromosomes 𝐶1
and 𝐶2 , we define a long hop metric, 𝑑𝑖𝑓 𝑓 (𝐶1 , 𝐶2 ) = 1 − 𝑅𝑎 (𝐶1 , 𝐶2 ) × 𝑅𝑠 (𝐶1 , 𝐶2 ) ×
𝑅𝑚 (𝐶1 , 𝐶2 ), where 𝑅𝑎 (𝐶1 , 𝐶2 ) is the percentage of identical values in assigning strings
of 𝐶1 and 𝐶2 (0.5 means half of strings are identical between them), 𝑅𝑠 (𝐶1 , 𝐶2 ) and
𝑅𝑚 (𝐶1 , 𝐶2 ) are the percentages of different values in scheduling strings and memory mode
strings, respectively. When generating initial chromosomes, we accept a new initial chromosomes 𝐶𝑖 only when 𝑑𝑖𝑓 𝑓 (𝐶𝑖 , 𝐶𝑗 ) > 0.5, ∀𝑗 ∈ [0, 𝑖 − 1]. With this condition, we can
make sure these initial chromosomes have long distance with each other in the solution
space.
Starting from each initial chromosome, we conduct a local search in the solution space
near this initial chromosome, which we call a region. The local search is shown in Algorithm. 4.3. At the end of the local search of a region, the best chromosome is selected. The
output of this Tabu algorithm is the best chromosome among these selected chromosomes.
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Algorithm 4.3 Local search in a region
Input: 𝑡 tasks, 𝑚 different cores, PCM memory capacity 𝑀 𝐶, DRAM memory capacity 𝐷𝐶, a
pre-defined threshold number of short hops ℎ𝑜𝑝𝑠ℎ𝑜𝑟𝑡 , and an initial chromosome 𝐶
Output: A best schedule in the local search
1: Select random integer numbers, 𝜏 ∈ [0, 𝑡), 𝜂 ∈ [0, 𝑚).
2: 𝑠𝑢𝑐ℎ𝑜𝑝 = 0
3: for 𝑖 = 0 to t-1 do
4:
𝑡𝑖 = (𝜏 + 𝑖)mod𝑡
5:
[𝑡𝑎 , 𝑡𝑏 ] < −flexible zone of𝑡𝑖
6:
for 𝑗 ∈ [0, 𝑚) do
7:
𝑚𝑖 = (𝜂 + 𝑗)mod𝑚
8:
for 𝑡𝑘 ∈ [𝑡𝑎 , 𝑡𝑏 ] do
9:
for 𝑝 ∈ {0.5, 1, 2, 4} do
10:
for 𝑞 ∈ {0.5, 1, 2, 4} do
11:
Modify chromosome 𝐶 by assigning task 𝑡𝑖 to core 𝑚𝑖, insecting 𝑡𝑖 right before
𝑡𝑘, and changing its read mode to 𝑝, and write mode to 𝑞
12:
Evaluate the new chromosome with Equation (4.1)
13:
if The new is better and it meets the memory capacity constraint then
14:
Update 𝐶 as the new one, discard the old one
15:
𝑠𝑢𝑐ℎ𝑜𝑝 = 𝑠𝑢𝑐ℎ𝑜𝑝 + 1
16:
else
17:
Keep the old one, discard the new one
18:
end if
19:
if 𝑠𝑢𝑐ℎ𝑜𝑝 ≥ ℎ𝑜𝑝𝑠ℎ𝑜𝑟𝑡 then
20:
BREAK
21:
end if
22:
end for
23:
end for
24:
end for
25:
end for
26: end for

Hybrid memory task scheduling heuristic
To evaluate the performance of our genetic-based algorithm, we design a task scheduling heuristic for comparisons. This task scheduling heuristic is based on the Min-Min
algorithm to generate task execution orders of all cores [44]. The Min-Min algorithm generates high performance schedules with comparatively low computational complexity [74].
The Min-Min algorithm schedules and assigns tasks to cores by comparing task-core pairs
twice, as shown in Algorithm 4.4. A mappable task set is a set of tasks of which all
predecessor tasks have been assigned. After the Min-Min task scheduling, we have task
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execution orders of all cores. After scheduling a task, we use an off-line hybrid memory
utilization estimator to estimate the trace of hybrid memory utilization, based on the task
execution orders generated in previous steps. We define three utilization conditions: 1)
the DRAM is not full; 2) the PCM utilization estimator is lower than 50% and the DRAM
is full; 3) the PCM utilization estimator is between 50% and 75% and the DRAM is full;
and 4) the PCM utilization estimator is higher than 75% and the DRAM is full, which is
similar to the setting of the performance-aware management in [8]. When a given task is
executed and it is under condition 1, all read or write pages of this task are placed in the
DRAM. When DRAM is full, and condition 2 is met, all read or write pages are placed in
the PCM in the SLC mode, unless the page has been loaded in the hybrid memory by any
predecessor task. When it is under condition 3, pages are loaded or modified in the 2-bit
MLC mode. When it is under condition 4 pages are loaded or modified in the 4-bit MLC
mode. The use of the PCM utilization estimator helps in making the PCM configuration
decision off-line.

4.6

Experimental results

Experiment setup
In this section, our proposed algorithms are evaluated by running benchmarks from Mibench [76]
and Mediabench [100], Eight selected benchmarks are 𝑠𝑢𝑠𝑎𝑛, 𝑑𝑖𝑗𝑘𝑠𝑡𝑟𝑎, 𝑔𝑠𝑚, 𝑏𝑙𝑜𝑤𝑓 𝑖𝑠ℎ,
𝑚𝑝𝑒𝑔2𝑑𝑒𝑐, 𝑚𝑝𝑒𝑔4𝑑𝑒𝑐, ℎ264𝑑𝑒𝑐, and ℎ264𝑒𝑛𝑐. We use the Simics [101] to collect the
memory traces of these benchmarks, and implement them in our traced based simulator that
simulates both CPU executions and memory operations. In our simulator, the CMP system
has 8 cores. The details of the target CMP system is shown as Table 4.1 [63, 102, 103]. To
generate applications, we create 10 groups of DAGs using TGFF [104]. Each group has 64
unique applications represented by DAGPs, and each application is composed of up to 16
tasks. We generate 32 types of tasks by scaling the memory access of eight benchmarks by
1X, 2X, 4X and 8X.
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Algorithm 4.4 Hybrid Memory Task Scheduling Heuristic
Input: A set of tasks, 𝑚 different cores, PCM memory capacity 𝑀 𝐶, and DRAM memory capacity
𝐷𝐶
Output: A schedule generated by hybrid memory task scheduling heuristic
1: Form a mappable task set 𝑃
2: PCM utilization estimator 𝐸 = 0
3: while Set 𝑃 is not empty do
4:
for 𝑖: task 𝑖 ∈ 𝑃 do
5:
Find the core 𝐶𝑚𝑖𝑛 (𝑖) giving the earliest finish time of 𝑖 /*The first comparison.*/
6:
end for
7:
Find the pair(𝑘, 𝐶𝑚𝑖𝑛 (𝑘)) with the earliest finish time among the task-core pairs generated
in for-loop /*The second comparison.*/
8:
Assign task 𝑘 to device 𝐶𝑚𝑖𝑛 (𝑘)
9:
Remove 𝑘 from 𝑃
10:
Update the mappable task set 𝑃 , the earliest available time of core 𝐶𝑚𝑖𝑛 (𝑘)
11:
if DRAM is not full then
12:
Configure the read and write page of 𝑘 in the DRAM,
13:
else if (𝐸/𝑀 𝐶) ≤ 50% then
14:
Configure the read and write page of 𝑘 in the SLC mod, update 𝐸
15:
else if 50% < (𝐸/𝑀 𝐶) ≤ 75% then
16:
Configure the read and write page of 𝑘 in the 2 bits/cell MLC mod, update 𝐸
17:
else
18:
Configure the read and write page of 𝑘 in the 4 bits/cell MLC mod, update 𝐸
19:
end if
20: end while

To evaluate the performance of our proposed algorithms, we compare them with three
different approaches. In the following part of this chapter, we use abbreviations listed in
Table 4.2. In our iterative algorithms, include 1000 initial chromosomes [105], of which,
10 pairs are selected for the crossover and 10 individuals are selected for the mutation
in the GA and the SA. In the GA, it ends as soon as one of the following two stopping
criteria is met: 1) 1000 generations have been computed, 2) the best chromosomes have
not been changed for 150 generations [106]. In the SA, it ends when the temperature is
below 10−200 , or the best chromosomes have not been changed for 150 generations. In
the Tabu, each local search ends when the threshold number of short hops is met, or the 𝑖
for-loop is finished.
In Fig 4.10, we show the performance of different approaches, in terms of total execution time. The List SLC always has the lowest total execution time, while List MLC
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Table 4.1: Details of the target CMP system

System

Memory / SSD write

Memory / SSD read

8-core CMP, 4GHz
3 GB morphable PCM memory (MLC/SLC)
1 GB DRAM memory
120 GB SSD
DRAM: 55 ns
PCM SLC: 300 ns
PCM 2 bits/cell MLC: 600 ns
PCM 4 bits/cell MLC: 1200 ns
SSD (NAND-SLC): 200 𝜇s
DRAM: 55 ns
PCM SLC: 80 ns
PCM 2 bits/cell MLC: 160 ns
PCM 4 bits/cell MLC: 320 ns
SSD (NAND-SLC): 25 𝜇s

Table 4.2: Table of Abbreviations
Abbreviation
List SLC
List 2 MLC
List 4 MLC
Heuristic
GA
SA
Tabu

Description
The list-scheduling and the DRAM +
uniform SLC PCM configuration
The list-scheduling and the DRAM +
uniform 2 bit/cells MLC PCM configuration
The list-scheduling and the DRAM +
uniform 4 bit/cells MLC PCM configuration
The hybrid memory task scheduling heuristic
The genetic algorithm
The stimulated annealing algorithm
The Tabu algorithm

has the highest total execution time. Our proposed genetic-based algorithm has the second
best performance in terms of total execution time. Since the memory access time is much
longer than the task execution time, List SLC has the fastest speed due to the fact that it
always uses the shortest access time mode. The List 4 MLC has the worst performance in
terms of total execution time, since it always has the longest memory access time in the
4 bits/cell MLC mode. Our genetic-based algorithm reduces the total execution time by
24.5%, 101%, 10.4%, 44.0%, and 61.1%, compared to the total execution times of List 2
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Figure 4.10: Normalized total execution times of ten groups of applications. All executions
times are normalized with that of the List SLC.
MLC, List 4 MLC, Heuristic respectively.

Figure 4.11: Peak memory capacity usages of ten groups of applications. The pre-defined
maximum PCM memory capacity is 4 GB.

Even though List SLC has the fastest speed, it cannot guarantee the satisfaction of the
memory capacity constraint. In our simulation, we set the size of memory as 4 GB, which
is a large memory in the embedded system. For every one group of applications, as shown
in Fig 4.11, ”List SLC” needs more than 4 GB memory space, exceeding from 13% to 70%.
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List 4 MLC does not exceed the maximum memory capacity in all ten groups. Heuristic
cannot guarantee that the memory capacity constraint is met. It exceeds the limit in two
out of ten benchmark groups. Since we set the definition of a valid chromosome as the one
without exceeding the pre-defined maximum hybird memory capacity, our three algorithms
all have less than 4 GB peak memory usage in all ten groups. The GA achieves 76.8% and
2% average reduction of peak memory, compared to List SLC and Heuristic.
In addition, we compare the average memory usages of different algorithms, as shown
in Fig 4.12. Since List 4 MLC always uses the high-density mode, the average usage is
from 0.53 GB to 1.1 GB, averaging 19.8% of memory capacity. Heuristic uses 41.3% of
memory capacity on average. The average memory usage of our genetic-based algorithm is
from 1.6 GB to 1.96 GB, averaging 46% of memory capacity. The average memory usage
of SA is from 1.1 GB to 2.2 GB, averaging 35% of the memory capacity. And the Tabu is
from 0.9 GB to 1.8 GB, averaging 29.5%. Thus our genetic-based algorithm is 12.2% more
efficient than Heuristic, 31.4% than SA, 58.6% than Tabu, and 155.6% than List 4 MLC.

Figure 4.12: Average memory capacity usages of ten groups of applications.

To test the performance of our proposed algorithms, we compare them with the DRAM
+ uniform PCM mode list scheduling as well as the heuristic, in different settings of the
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memory capacities. In this comparison, we set the hybrid memory capacity from 8 GB
to 128 MB, where the ratio of PCM/DRAM is 3:1, as shown in Table 4.3. The memory
capacity constraint has the most severe impact on the List SLC. Even in the largest memory
capacity setting (i.e., 8 GB), the solution from this algorithm exceeds the memory capacity
in one out of ten benchmark groups. The List 2 MLC is slightly better than the List SLC.
However, it still fails in any benchmark group in memory capacity settings smaller than
4 GB. The List 4 MLC and the heuristic have similar performance in memory capacity
settings smaller than 4 GB.The reason is that as the capacity setting gets smaller, pages of
some single tasks require larger portions of memory. Thus, the PCM utilization estimator
in the heuristic is more likely to have a value larger than 75%, resulting in more pages
are stored in the DRAM + 4 bits/cell MLC mode PCM. As we set the accepting criteria
as satisfying the memory capacity constraint, our three iterative algorithms successfully
finds the solution that meets this constraint, in capacity settings larger than 512 MB. Our
genetic-based algorithm can even successfully schedule in 512MB and 256MB. In the 128
MB setting, even the solution that sequentially executes tasks in single core and stores
pages in the 4 bits/cell MLC mode, exceeds the capacity constraint. In the 8 GB, 4 GB,
and 2 GB settings, the List 4 MLC, the heuristic, and our genetic-based algorithm can
generate solutions meeting the capacity constraint in most benchmark groups. However,
our genetic-based algorithm has the highest average memory usage, which is 37.2% higher
than that of the List 4 MLC, 23.8% higher than the Heuristic, 18.9% higher than the Tabu,
11.9% higher than that of the SA, in the 8 GB setting. It means that our genetic-based
algorithm generates solutions that utilize the hybrid memory more efficiently.

4.7

Conclusions

We present four optimization algorithms for embedded CMP systems equipped with the
MLC/SLC PCM + DRAM hybrid memory. In our proposed algorithms, we not only schedule and assign tasks to cores in the CMP system, but also provide a memory configuration
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Table 4.3: Comparisons of algorithms in different hybrid memory capacity settings. The
“E #” columns represents numbers of solutions that exceed the hybrid memory capacity
constraint. The “U %” columns indicate the average memory usage, normalized by the
memory capacity. It is an average value over solutions for 10 benchmark groups. In the
hybrid memory, the ratio of PCM/DRAM is 3:1.
Hybrid memory
capacity
8 GB
4 GB
2 GB
1 GB
512 MB
256 MB
128 MB

List SLC
E#
U%
1
37.95
10
75.9
10
151.8
10
303.6
10
607.2
10
1214.4
10
2428.8

List 2 MLC
E#
U%
0
19.25
1
38.5
10
77
10
154
10
308
10
616
10
1232

List 4 MLC
E#
U%
0
9.11
0
18.23
1
36.45
3
72.9
5
145.8
10
291.6
10
583.2

Heuristic
E#
U%
0
42.21
1
38.02
1
51.69
5
88.72
8
141.71
10
308.96
10
589.19

E#
0
0
0
0
0
0
10

GA
U%
52.71
46.17
55.97
62.87
58.64
52.19
131.87

E#
0
0
0
0
2
5
10

SA
U%
46.47
28.11
43.73
75.68
68.16
126.82
259.76

E#
0
0
0
0
3
7
10

Tabu
U%
43.75
38.25
64.02
79.84
86.75
230.63
315.58

that balances the hybrid memory performance as well as the efficiency. Our experiments
show that our genetic-based algorithm generates the best solutions. It significantly reduces
the maximum memory usage by 76.8%, compared to the DRAM+ uniform SLC configuration, and improves the efficiency of memory usage by 155.6%, compared to the DRAM
+ uniform 4 bits/cell MLC configuration. In addition, the performance of the system, in
terms of total execution, is also improved by 101%, compared to the uniform 4 bits/cell
MLC configuration.

c
Copyright⃝
Jiayin Li, 2012.

104

Chapter 5 Battery-Aware Task Scheduling in Embedded Systems

A distributed mobile DSP system consists of a group of mobile devices with different
computing powers. These devices are connected by wireless network. Parallel processing
in the distributed mobile DSP system can provide high computing performance. Due to the
fact that most of mobile devices are battery based, the lifetime of the mobile DSP system
depends on both the battery behavior and the energy consumption characteristics of tasks.
In this chapter, we present a systematic system model for task scheduling in mobile DSP
system equipped with Dynamic Voltage Scaling (DVS) processors and energy harvesting
techniques. We propose a set of three-phase algorithms to obtain task schedules giving
shorter total execution time while satisfying the lifetime constraints. The simulations with
randomly generated directed acyclic graphs (DAG) show that our proposed algorithms
generate optimal schedules which can satisfy lifetime constraints.

5.1

Introduction

The mobile computing system, which is an embedded system, has recently received tremendous attention. The interest is growing due to the benefits mobile computing brings and
large number of unexplored applications. However, when applying in digital signal processing (DSP) area, mobile computing faces challenges which limit their usability. One
of the most notable is the energy limit. Mobile devices usually are equipped with batteries. Some of them may also apply energy harvesting techniques, for example, solar cells.
But in the recent two decades, the increase of processor speed is much bigger than the increase of energy density of battery. In the battery based mobile system, the loss of some
mobile devices may have great impacts on the system performance. It not only leads to
the loss of computation power, but also causes significant overhead of network topological re-organization. Therefore, energy consumption is important for the mobile system
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application. Another limit is the computation power. Many DSP applications require considerable computation demands. Parallel processing in mobile computing system can be a
solution to intensive computation requirement.
Some problems need to be solved when we apply parallel processing in mobile DSP
systems: 1) how to assign tasks to the devices; 2) in what order the devices should execute
the tasks assigned to them; and 3) how to schedule communication among the network.
Task scheduling can solve these three problems. Task scheduling has been studied in high
performance computing [107, 108]. However, a useful scheduling algorithm strongly depends on the accuracy of the model it based on. Applying task scheduling in distributed
mobile DSP system, we need to develop a model for this kind of systems. Besides, task
scheduling in mobile computing system should subject to some limitations, for instance,
power consumption, lifetime requirement and so on.
The two major contributions of this chapter are:
∙ We present a complete model for task scheduling in distributed mobile DSP system,
which includes application model, system model as well as energy model.
∙ We propose three-phase scheduling algorithms for scheduling tasks. They can generate schedules with shorter total execution time than that of traditional greedy algorithms while subject to the battery lifetime constraint.
In section 5.2, we discuss works related to this topic. In section 5.3, models for task
scheduling in distributed mobile DSP system are presented. A motivational example is
given in section 5.4. We propose our algorithms in section 5.5, followed by experimental
results in section 5.6. Finally, we give the conclusion in section 5.7.

5.2

Related work

Task scheduling in mobile multiprocessors has been studied in the literature recently. Researches in [22, 23] focused on heterogeneous mobile ad hoc grid environments. Authors
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in those works studied the static resource allocation for the application composed of communicating subtasks in an ad hoc grid. However, the goal of the allocation in those works
is to minimize the average percentage of energy consumed by the application to execute
across the machines, while meeting an application execution time constraint. This goal
may lead to some cases in which some machines may consume much more energy than the
others, even though the average consumption is minimized. So the approaches proposed
in those works cannot guarantee satisfaction of the lifetime constraint in mobile DSP system. Authors in [109] proposed an energy-aware task scheduling mechanism, EcoMapS.
EcoMapS incorporates channel modeling, concurrent task mapping as well as communication and computation scheduling. The scheduling algorithm in EcoMaps is based on
list-scheduling, which is similar to our approach. But the WSN concerned in EcoMapS is
homogenous sensor network, which means that the proposed mechanism cannot be used
in the heterogeneous systems. The proposed scheduling mechanism does not consider the
lifetime constraint either. In [110], the authors proposed a method of predicting the execution time of tasks based on statistics gathered from the previous instances of the same task.
Authors in [24] proposed two task scheduling algorithms for embedded system with heterogeneous functional units. One of them is optimal and another is near-optimal heuristic.
The task execution time information was stochastically modeled.
Weiser et al. first discussed the problem of task scheduling to reduce the processor
energy consumption in [18]. An off-line scheduling algorithm for task scheduling with
variable processor speed was proposed in [19]. But the tasks considered in this research
are independent tasks. Authors in [20] proposed several schemes to dynamically adjust
processor speed with slack reclamation based on DVS technique. A scheme for processor
speed management at branches was presented in [21] based on the ratio of the longest path
to the taken paths for the branch statement to the end of the program. Chandrakasan et al.
showed that few voltage/speed levels can achieve almost the same energy saving as infinite
levels for periodic tasks in [111]. [112] also proposed several scheduling algorithms for
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periodic task. But the researches above only consider the uniprocessor system. An analytical expression to determine the optimal supply voltage under a given clock frequency was
presented in [113]. In [114, 115], power constrained resource management in DVS-enable
heterogeneous multiprocessors is studied. Dynamic power management in [114] used the
static slack based on the degree of parallelism in the schedule. Any idle period of the processors is explored by the dynamic management. Yu et al. studied the static allocation of
independent tasks in a heterogeneous system with DVS enabled in [115]. They proposed
a LR-heuristic for this assignment problem. They also provided the upper bound analysis. In [116, 117], the voltage selection problem was formulated as integer programming
problem. A slack allocation scheme was employed based on a conditional task graphs and
resource constraints in [118]. In [25], the authors proposed a loop scheduling algorithm
for voltage assignment problem in embedded system. Research in [26] focused on modeling task execution time as a probabilistic random variable. Two optimal algorithms, one
for uniprocessor and one for multiprocessor DSP system, were presented to solve the voltage assignment with probability problem. The goal of these algorithms is to minimize the
expected total energy consumption while satisfying the timing constraint.
Experiment conducted by Rakhmatov and Vrudhula [119] showed that the energy dissipated in the device is not equivalent to the energy consumed from a battery. When discharging, the energy consumed in battery is more than needed. In idle time, the over-consumed
energy is recovered. Several analytical models on battery discharging behavior have been
developed recently [119–121]. In [120], Panigrahi provided a model based on a negative exponential function. The discharging and recovery were represented as a transient
stochastic process. Rakhmatov and Vrudhula [119] proposed an analytical battery model
based on one-dimensional model of diffusion in a finite region. However, these two models
are not suitable for task scheduling in mobile DSP system due to their high computational
complexity. Ma presented an online computable battery model in [121]. The relatively low
computational complexity makes it suitable for task scheduling.
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5.3

Model and Background
Table 5.1: Symbols and acronyms used in Chapter 5
Name
DAG
𝑣𝑖
𝑒𝑖𝑗
𝑊 (𝑒𝑖𝑗 )
𝑇𝑖 𝑐 (𝑖)
𝑇𝑒𝑥𝑒 (𝑖)
𝑇𝑟𝑒𝑠 (𝑖)
𝐷(𝑖)
𝐵𝑊𝑑
𝑆𝑃𝑖𝑗
𝑀𝑝 (𝑖)
𝑀𝑟 (𝑖)
𝛿𝑖
𝜏𝑖
𝑡𝑖
𝑇
Δ𝛼
𝛽
𝜁𝑖 (𝑡)
𝐸𝑗
𝐶𝑈 𝑅𝑖𝑗
𝐶𝑈 𝑅 𝑇𝑗
𝐶𝑙𝑡
EST
LST
CN
DAT
TAT
LPFT
ESST
BITS

Description
Directed Acyclic Graphs
The vertex representing the task 𝑖 in a DAG
The edge connecting the vertices 𝑣𝑖 and 𝑣𝑗
The weight of the edge 𝑒𝑖𝑗
The initial communication time of the task 𝑖
The execution time of the task 𝑖
The time of sending the result data of task 𝑖 back to the manager node
The device executing the task 𝑖 in a given schedule
The network bandwidth of device 𝑑
The speed of device 𝑗 executing task 𝑖
The size of processing data of the task 𝑖
The size of result data of the task 𝑖
The 𝑖th power-on period in the battery behavior model
The 𝑖th power-off period in the battery behavior model
The beginning time of period 𝛿𝑖
The entire lifetime of the battery when used in greedy mode
The dissipated energy
A constant in battery behavior model
The residual discharging loss at time t in period 𝜏𝑖
The initial capacity of the battery in the device 𝑗
The discharge current of the device 𝑗 when running the task 𝑖
The discharge current of the device 𝑗 when communicating with others
The lifetime constraint
The earliest start time of a task in a DAG
The latest start time of a task in a DAG
The critical node in a DAG
The device available time
The task available time
The latest predecessor-finish time
The earliest successor-start time
The backward independent task set
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Application model
In this chapter, we use the Directed Acyclic Graphs (DAG) to represent the DSP applications. A DAG 𝑇 = (𝑉, 𝐸) consists of a set of vertices 𝑉 , each of which represents a task in
the application, and a set of edges 𝐸, showing the dependencies among the tasks. The edge
set 𝐸 contains edges 𝑒𝑖𝑗 for each task 𝑣𝑖 ∈ 𝑉 that task 𝑣𝑗 ∈ 𝑉 depends on. The weight of
a vertex 𝑣𝑖 represents the task type of the task 𝑖. Also the weight of an edge 𝑒𝑖𝑗 means the
size of data which is produced by 𝑣𝑖 and required by 𝑣𝑗 . For the convenience of the reader,
we list the symbols and the acronyms used in the rest of this chapter in Table 5.1.
Given an edge 𝑒𝑖𝑗 , 𝑣𝑖 is the immediate predecessor of 𝑣𝑗 , and 𝑣𝑗 is called the immediate
successor of 𝑣𝑖 . A task only starts after all its immediate predecessors finish. Tasks with no
immediate predecessor are entry-tasks, and tasks without immediate successors are exittasks.
System model
In this study, we assume that a number of mobile devices are deployed in a certain area
of space. All these devices and an extra task manager node are connected by a wireless
network. The task manager node assigns tasks to the mobile devices and monitors the
executions of those tasks. Different mobile devices have various computation power and
characteristics. The network bandwidths are also different from device to device. The
following assumptions are made:
∙ A device can compute and communicate with others simultaneously.
∙ Data communications are point to point. Routing is beyond the scope of this chapter. A device can only communicate with one other device at a time. The energy
consumption during communication cannot be ignored.
Here is an example of how the system assigns, executes tasks and collects the result.
First of all, the task manager node assigns task 𝑖 to a device 𝑑. Meanwhile, the devices
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where the immediate predecessors of 𝑖 are executed send the required data to the device 𝑑.
This initial communication time 𝑇𝑖 𝑐 can be computed as follow:
𝑇𝑖 𝑐 (𝑖) =

∑

𝑘∈𝑝𝑟𝑒𝑑(𝑖)

𝑊 (𝑒𝑘𝑖 )
𝐵𝑊𝐷(𝑘),𝑑

(5.1)

𝐷(𝑘) is the device which runs the task 𝑘, 𝐵𝑊𝐷(𝑘),𝑑 is the network bandwidth between
𝐷(𝑘) and 𝑑, i.e., the smaller bandwidth of these two devices. 𝑊 (𝑒𝑘𝑖 ) means the size of
data which is required by 𝑖 and produced by 𝑘. Only when the predecessor task and the
current task are executed on the same device, the communication is not required because of
the already existing data. Once device 𝑑 receives all the predecessors result data, it begins
the execution of the task. The execution time 𝑇𝑒𝑥𝑒 depends on the speed of executing task
𝑖 on the device 𝑑, 𝑆𝑃𝑖𝑑 , and the size of the processing data 𝑀𝑝 (𝑖):
𝑇𝑒𝑥𝑒 (𝑖) = 𝑆𝑃𝑖𝑑 × 𝑀𝑝 (𝑖).

(5.2)

After computing the result data, device sends its result back to the task manager node
if the current task is the exit-task. The time of sending the result to task manager node
𝑇𝑟𝑒𝑠𝑢𝑙𝑡 ideally should be proportional to the product of the size of result data 𝑀𝑟 (𝑖) and the
network bandwidth of the assigned device 𝑑 𝐵𝑊𝑑 :
𝑇𝑟𝑒𝑠 (𝑖) =

𝑀𝑟 (𝑖)
.
𝐵𝑊𝑑

(5.3)

When a non-exit-task is done, the device will communicate with device which needs data
from it and start the procedure of the next task assigned to it.
Battery behavior
Nickel-cadmium and lithium-ion batteries are the most commonly used batteries in mobile devices. These kinds of batteries consist of an anode and a cathode, separated by an
electrolyte. When a battery is connected to a load, a reduction-oxidation reaction transfers
electrons from the anode to the cathode. Active species are consumed at the electrode surface and replenished by diffusion from the bulk of the electrolyte. However this diffusion
111

process cannot keep up with the consumption. A concentration gradient builds up across
the electrolyte. When this concentration falls, the battery voltage drops. When the voltage
is below a certain cutoff threshold, the electrochemical reaction cannot be sustained at the
electrode surface anymore, so the battery stops working. But in fact, the active species
which has not yet reached the electrode are not used. This unused charge is called discharging loss. Discharging loss is not physically lost but simply unavailable. If the battery
current is reduced to a low value or even zero before the battery stops working, the concentration gradient flattens out after a sufficiently long time. The remaining active species
reach the electrode again. Then the discharging loss is available for extraction. This procedure is called the battery recovery [121]. Experiments show that this discharging loss
might take up to 30% of the total battery capacity [121].
Precise battery behavior model is essential for optimizing system performance. The
battery behavior model used in this chapter is based on Ma’s approach [121]. Consider the
scenario where a battery is turned on for 𝛿𝑖 time, and turned off for 𝜏𝑖 time (𝑖 = 1, 2, . . .).
This on-off period is repeated until the battery dies. We assume that the discharging current
of the battery in epoch 𝛿𝑖 is 𝐼𝑖 , and the beginning time of this epoch is 𝑡𝑖 . The energy
dissipated by the battery in epoch 𝛿𝑖 is:
2 2
2 2
∞
∑
𝑒−𝛽 𝑚 (𝑇 −(𝑡𝑖 +𝛿𝑖 )) − 𝑒−𝛽 𝑚 (𝑇 −𝑡𝑖 )
[
Δ𝛼 = 𝐼𝑖 × 𝛿𝑖 + 2𝐼𝑖 ×
]
𝛽 2 𝑚2
𝑚=1

(5.4)

The model is interpreted as follows. The first term in the right-hand side of (5.4) is
simply the energy consumption during the epoch 𝛿𝑖 . And the second term is the discharging
loss during the 𝛿𝑖 epoch. T is the entire lifetime of the battery when the battery is on until
it dies (greedy mode). 𝛽 is a positive constant, which is determined in experiment and
may vary from battery to battery. An idle period 𝜏𝑖 follows the epoch 𝛿𝑖 . The battery is
turned off when the device has finished the current task and is waiting for the next task.
The residual discharging loss when it is 𝑡 time after epoch 𝛿𝑖 can be computed as:
2 2
2 2
∞
∑
𝑒−𝛽 𝑚 (𝑇 +𝑡−(𝑡𝑖 +𝛿𝑖 )) − 𝑒−𝛽 𝑚 (𝑇 +𝑡−𝑡𝑖 )
]
[
𝜁𝑖 (𝑡) = 2𝐼𝑖 ×
2 𝑚2
𝛽
𝑚=1
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(5.5)

𝜁𝑖 (0) equals to the discharging loss of 𝛿𝑖 . Note that this residual discharging loss is just a
potential energy in the sense that it only makes sense when the battery is alive. Once the
battery dies, this residual energy will not be recovered. When the battery is alive during
the 𝜏𝑖 period, the energy recovered at the end of the 𝜏𝑖 period is:

Δ𝛼𝑟 (𝜏𝑖 ) = 𝜁𝑖 (0) − 𝜁𝑖 (𝜏𝑖 )

(5.6)

Energy model
Energy harvesting
In mobile computing, the CPU speed increases exponentially from 90s. However, the increase of energy density in battery is much smaller than the increase of CPU speed [122].
Energy consumption becomes one of the bottlenecks of the mobile computing. New technologies such as micro fuel cells can recharge handheld devices with power plants the size
of candy bar. But these technologies are only powerful enough for devices with low energy
consumption, such as the wireless sensor nodes [122]. Laptop-sized handheld devices are
too big to be powered by this kind of microcells. Meanwhile, energy harvesting is another
approach to solve this problem. In energy harvesting, many different techniques can transfer various kinds of ambient energy to power electronics. Some common techniques include using background radio signals as power reservoir, broadcasting RF energy to power
remote devices, collecting energy from ambient light or heat, and harvesting energy from
vibrational excitation. Table 5.2 shows performances of various energy harvesting opportunities.
In this chapter, we assume that every mobile device in the system is equipped with a
rechargeable battery connected to an energy harvester. We also assume there are three types
of energy harvesters: “fast”, like the solar cell directed toward bright sun; “slow”, like the
RF energy broadcasting; and “disable”, i.e., no energy harvesting. Table. 5.3 shows the
details of energy harvesters.
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Table 5.2: Harvesting performance of various energy sources
Energy source
Background radio signals
RF energy
Ambient light
Ambient heat
Vibrational excitation

Performance
less than 1 𝜇W/cm2 [123]
1 to 100 𝜇W [122]
100 mW/cm2 (under bright sun)
100 𝜇W/cm2 (illuminated room) [122]
60 𝜇W/cm2 [124]
800 𝜇W/cm2 (machines-kHz) [125]

Table 5.3: Harvesting power and recharge current from fast and slow harvesters

Fast
Slow

Harvesting Power
500 mW
10 mW

Recharge current (voltage = 1.2v)
416.7mA
8.3mA

Dynamic voltage scaling modes and lifetime constraint
We consider the distributed mobile DSP system in which the mobile devices are equipped
with Dynamic Voltage Scaling (DVS) processors. In order to reduce the energy consumption, DVS technique jointly decreases the processor speed and the supply voltage. Research
in [43] shows that the decrease in processor voltage causes nearly linear increase in execution time and approximately quadratic decrease in energy consumption. Without loss of
generality, we assume that each processor has three DVS modes, denoted as 𝐿1 , 𝐿2 , 𝐿3 .
The supply voltage of 𝐿𝑖 is half of the supply voltage of 𝐿𝑖−1 . Table 5.4 shows the relationships among the DVS modes when task 𝑖 is executed by device 𝑗.
Table 5.4: Parameters in DVS modes
DVS mode
𝐿1
𝐿2
𝐿3

Supply voltages
𝑈𝑗
50%×𝑈𝑗
25%×𝑈𝑗

Processor speeds
𝑆𝑃𝑖𝑗
66%×𝑆𝑃𝑖𝑗
57%×𝑆𝑃𝑖𝑗

Battery discharge current
𝐶𝑈 𝑅𝑖𝑗
50%×𝐶𝑈 𝑅𝑖𝑗
25%×𝐶𝑈 𝑅𝑖𝑗

Devices in the mobile DSP system are powered by batteries. As discussed above, some
of these batteries can re-gain energy from the harvesting techniques. Some definitions used
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in the rest of the chapter are given as follow. 𝐸𝑗 is the maximum and initial capacity of
the battery in device 𝑗. 𝐶𝑈 𝑅𝑖𝑗 is the discharge current of device 𝑗 when running task 𝑖.
When device 𝑗 is transmitting data, the discharge current is 𝐶𝑈 𝑅 𝑇𝑗 . When the remaining
energy of a battery is lower than a threshold value (we assume it is 5% of the maximum
capacity), device cannot finish the rest assigned tasks if the discharge current is larger than
the harvesting current. We say the device dies at that point of time. Given a task schedule,
we can calculate the energy consumption and the dead time of the devices with equation
(5.4), (5.6) as well as the recharge current of their energy harvesters. The lifetime of the
whole system is the time when the earliest device dies.
In this chapter, the objective of our schedule method is to minimize the total execution
time of tasks when the system lifetime is larger than a pre-determined lifetime constraint
𝐶𝑙𝑡 . Note that if all the devices can finish the assigned tasks, we set the lifetime of the
whole system as infinite.

5.4

Motivational Example

Example of application and mobile system
First we give an example for task scheduling in distributed mobile DSP system. In this
chapter, we assume that applications have already been preprocessed. We already know
how tasks in the applications are represented in the form of DAG. For example, a DAG of
an application is shown in Figure 5.1(a).
In Figure 5.1(a), there are 7 different tasks, each of which has a weight value indicating
the type of that task. For example, the task A is a task of type 0. There are 4 different
types of tasks in our example. The weights of edges mean the sizes of required data for the
successors. The weight 10 of the edge between task A and B means that the size of data
which are required by B and generated by A is 10. More details of tasks in our example
are provided in Figure. 5.1(b). Also, we assume that there are 2 mobile devices in our
example. Figure. 5.1(d) shows the characteristics of the devices. As discussed previously
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A
B

0
C

10

10

2
20
D

3

Type
0
1
2
3

1
10
E

20

F

2

Size of result data
10
30
20
15



(b)
Type of
task
0
1
2
3

0
10

Size of task data
20
40
80
60

`15
G

2

D0
speed
20
10
40
30

D1
current
20
100
40
20

(a)

speed
35
20
15
25

Current
25
30
55
60

(c)

Devices

Bandwidth

D0
D1

1
2

Current when
communication
100
150

Mode of energy
harvesting
slow
disable

Battery capacity
100000
200000

Lifetime
constraint
4500
4500

(d)

Figure 5.1: An example of application and mobile system. (a) a DAG, (b) data sizes of
task types, (c) heterogeneous characteristics of mobile devices and (d) details of two mobile
devices.
in this chapter, when running a task, different devices have different speeds and require
different energy consumptions (in the form of current). We show the differences in Figure.
5.1(c).
Table 5.5: EST and LST of tasks in the DAG
Task
EST
LST
CN

A
0
0
yes

B
550
550
yes

C
550
3800
no

D
2750
2750
yes

E
2750
2750
yes

F
1150
4400
no

G
4950
4950
yes

Based the list-scheduling algorithm (discussed in section 5.5), we compute the EST and
the LST of each task in the DAG, shown in Table. 5.5. A priority task list of the example
DAG is generated as [A, B, D, E, C, F, G]. Then we select tasks from the top of the list to
bottom and assign them to devices which can finish them at the earliest time. A schedule
generated by list-scheduling is shown in Figure. 5.2. Using equation (5.4), (5.6) as well
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as the energy harvesting currents, we can calculate the lifetimes of these two devices. We
find out that at time 4037 (mins), the battery of device D1 dies. In this case, device D1
cannot satisfy the lifetime constraint (4500). Also the whole application is not executed
completely.
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Figure 5.2: A schedule generated by list-scheduling.

Our solution

Figure 5.3: A modified schedule.
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5310

Time

Since the list-scheduling does not consider the energy consumptions and the batteries’
lifetimes, tasks are likely assigned to some machines which are generally faster and consume more energy. In our example, the schedule generated by list-scheduling assigns more
tasks in device D1 than in device D0. While the D1 is out of battery, the battery of D0
still has 514205 (mAmin) left. So in this case, a proper way to find a schedule which satisfies the lifetime constraint is moving some tasks in the constraint-violating devices to some
other devices with redundant energy. In our example, we move the most energy-consuming
task in the device D1, the task D, to the device D0, shown as in Figure. 5.3. After calculating the energy consumptions and the lifetimes of these two devices, we find out that in
this new schedule both two devices can finish their tasks without running out of batteries,
which means the lifetime constraint is met. What’s more, the total execution time in this
schedule is surprisingly shorter than the one in the original schedule. The former is 4040
mins and the latter is 5320 mins (without considering the batteries’ lifetimes). Since in this
new schedule, the devices are able to finish all tasks in their full speeds, DVS adjustment
is not needed in this cast. In the case where re-assignment still cannot find the suitable
schedule, DVS adjustment may generate a schedule meeting the lifetime constraints.
In the next section, we will discuss our three-phase algorithms which deeply explore
the solution space to find the optimal meeting the lifetime constraints.

5.5

Three-phase constraint-aware algorithm

In our proposed algorithm, a baseline algorithm generates an initial schedule without considering energy consumption and lifetime constraint. Then a re-scheduling algorithm adjusts the schedule so that the lifetime constraints are met. This re-scheduling algorithm
jointly considers both re-assigning task-device pairs and switching of DVS mode of the
device. Finally, in the phase three, we further explore the solution space and find a better
schedule satisfying the lifetime constraint.
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Phase I: Baseline scheduling
In phase I, we try to find a simple baseline schedule without considering the constraint. The
greedy algorithms can solve this problem with low computational complexity. We use two
kinds of baseline greedy algorithms in this chapter: list-scheduling and Min-Min algorithm.
Two definitions used in rest of this section are provided as follow. Device available time
(DAT) is the time when the device finishes all the tasks which are previously assigned to
this device. Task available time (TAT) is the time when all the predecessors of this task are
finished. These two definitions are based on the scheduling decisions made in the previous
steps of the algorithm.
list-scheduling
The list scheduling used in phase I is similar to CPNT [108]. Some definitions used in
listing the task are provided as follow. The earliest start time (EST) and the latest start time
(LST) of a task are shown as in (5.7) and (5.8).The entry-tasks have EST equals to 0. And
the LST of the exit-tasks equal to their EST.

𝐸𝑆𝑇 (𝑖) =

𝐿𝑆𝑇 (𝑖) =

max {𝐸𝑆𝑇 (𝑚) + 𝐴𝑇 (𝑚)}

(5.7)

min {𝐿𝑆𝑇 (𝑚)} − 𝐴𝑇 (𝑖)

(5.8)

𝑚∈𝑝𝑟𝑒𝑑(𝑖)

𝑚∈𝑠𝑢𝑐𝑐(𝑖)

CPNT in [108] targets homogeneous system. The system concerned in this chapter is
heterogeneous. The execution times of a task on different devices are not the same. 𝐴𝑇 (𝑖)
is the average execution time of task 𝑖. The critical node (CN) is a set of vertices in the
DAG of which EST and LST are equal. Algorithm 5.1 shows a function forming a task list
based on the priorities.
Once the list of task is formed, we can assign tasks to devices in the order of this list.
The task on the top of the list is assigned to the device which can finish it at the earliest
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Algorithm 5.1 Forming a task list based on the priorities
Input: A DAG, Average execution time 𝐴𝑇 of every task in the DAG
Output: A list of tasks 𝑃 based on priorities.
1: Calculate the EST of every task.
2: Calculate the LST of every task.
3: Empty list 𝑃 and stack 𝑆, and pull all tasks in the list of task 𝑈
4: Push the CN task into stack 𝑆 in the decreasing order of their LST, and remove them
from 𝑈
5: while The stack 𝑆 is not empty do
6:
if top (𝑆) has immediate predecessors in 𝑈 then
7:
𝑆 ←the immediate predecessor with least LST
8:
Remove this immediate predecessor from 𝑈
9:
else
10:
𝑃 ← top (𝑆)
11:
Pop top (𝑆)
12:
end if
13: end while
time. Then this task is removed from the list. The procedure repeats until the list is empty.
A schedule is obtained after this assigning procedure which is shown in Algorithm 5.2.
Algorithm 5.2 The assigning procedure
Input: A priority-based list of tasks 𝑃 , 𝑚 different devices, 𝑆𝑃𝑑𝑒𝑣𝑖𝑐𝑒 matrix
Output: A schedule generated by list-scheduling.
1: while The list 𝑃 is not empty do
2:
𝑇 = top (𝑃 )
3:
Find the device 𝐷𝑚𝑖𝑛 giving the earliest finish time of T
4:
Assign task T to device 𝐷𝑚𝑖𝑛
5:
Remove T from 𝑃
6:
Update DAT of device 𝐷𝑚𝑖𝑛 and TAT of successors of T
7: end while

Min-Min algorithm
Min-Min is another popular algorithm [44]. The original Min-Min algorithm does not
consider the dependencies among tasks. So in the Min-Min baseline algorithm used in
this chapter, we need to update the mappable task set in every step to maintain the task
dependencies. Tasks in the mappable task set are the tasks of which all the predecessor
tasks are finished. Algorithm 5.3 shows the pseudo codes of the Min-Min algorithm.
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Algorithm 5.3 Min-Min algorithm
Input: A set of tasks, 𝑚 different devices, 𝑆𝑃𝑑𝑒𝑣𝑖𝑐𝑒 matrix
Output: A schedule generated by Min-Min.
1: Form a mappable task set 𝑃
2: while Set 𝑃 is not empty do
3:
for 𝑖: task 𝑖 ∈ 𝑃 do
4:
Find the device 𝐷𝑚𝑖𝑛 (𝑖) giving the earliest finish time of 𝑖
5:
end for
6:
Find the pair(𝑘, 𝐷𝑚𝑖𝑛 (𝑘)) with the earliest finish time among the task-device pairs
generated in for-loop
7:
Assign task 𝑘 to device 𝐷𝑚𝑖𝑛 (𝑘)
8:
Remove 𝑘 from 𝑃
9:
Update the mappable task set 𝑃 , DAT of device 𝐷𝑚𝑖𝑛 (𝑘) and TAT of successors of
𝑘
10: end while
Phase II: constraint-aware rescheduling
To satisfy the lifetime constraint, we need to conduct a re-scheduling if the schedule obtained in the previous phase violates the lifetime constraint. First of all, we examine the
battery lifetimes of all devices. Devices violating the lifetime constraint, which are called
urgent devices, will be pushed into a list. This phase II approach includes three part: DVS
adjusting, task re-assigning and execution re-ordering. Some definitions are used in follows. Given a schedule, the latest predecessor-finish time of a task 𝑖 LPFT(𝑖) is the latest
time when all its predecessors are finished and have all the required data sent to the device
executing 𝑖. LPFT(𝑖) is the earliest start time of 𝑖 without violating the task dependencies.
The earliest successor-start time of a task 𝑖 ESST(𝑖) is the earliest time when any of its
successors is scheduled to start the data communication with 𝑖. The execution zone of 𝑖 is
the time between LPET(𝑖) and ESST(𝑖). Obviously, as long as 𝑖 starts and completes in its
execution zone, no matter how long the execution time is, the task dependencies are hold
and the successor tasks of 𝑣𝑖 are not delayed. A target task is the task to be re-scheduled.
A target device is the device to which the target task is re-assigned.
The DVS adjusting in Phase II try to reduce the energy consumption while maintain the
original baseline schedule. In order to avoid any impacts on the executions of other tasks,
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we change the DVS mode of the device so that the device is still able to complete the target
task in the task’s execution zone. Algorithm 5.4 shows the function of DVS adjusting.
Algorithm 5.4 DVS(𝑆,𝐶𝑆,𝐷𝑢 ), a function of adjusting the DVS modes
Input: A schedule 𝑆, battery lifetime constraint 𝐶𝑆, an urgent device 𝐷𝑢 .
Output: A DVS adjusted schedule
1: Generate a list of tasks 𝑈 in the order of decreasing energy consumption. These tasks
was assigned to 𝐷𝑢 in the original schedule.
2: while 𝑈 is not empty and device 𝐷𝑢 violates the lifetime constraint do
3:
T = top(𝑈 )
4:
if T can be finished in its execution zone assuming DVS mode of 𝐷𝑢 is set to 𝐿3
then
5:
Set DVS mode of 𝐷𝑢 as 𝐿3 when running T
6:
else if T can be finished in its execution zone assuming DVS mode of 𝐷𝑢 is set to
𝐿2 then
7:
Set DVS mode of 𝐷𝑢 as 𝐿2 when running T
8:
else
9:
Keep original DVS mode
10:
end if
11:
Compute the lifetime of device𝐷𝑢 .
12: end while
If the DVS adjusting cannot provide a new schedule satisfying the lifetime constraints,
the task re-assigning will reassign tasks in urgent device to another device (target device).
Several criteria are used to determine target devices for a given target task:
1. Target device should not be the urgent device.
2. Target device should be idle in the execution zone of the target task.
3. The devices with predecessors and/or successors of the target task are preferred.
The idea behind 2) is that when re-assigning the target task to a device which is idle in
the execution zone, the successors of target task and the following tasks in the task list of
target device won’t be delay. So the total finish time of this device is the same as the original
one. When choosing the target device in 3), the total finishing time may be shorter, due to
the fewer data to communicate. So when we fill the target devices set, we first choose the
devices satisfying all three conditions. Then we select the ones satisfying condition 1) and
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one of the other two. Last we choose the non-urgent devices. The urgent devices can not
be the target devices. A Function of re-assigning a given target task is shown in Algorithm
5.5.
Algorithm 5.5 reassign(𝑆,𝐶𝑆,𝐷𝑢 ), A Function of reassigning tasks from an urgent device
to other device
Input: A schedule 𝑆, battery lifetime constraint 𝐶𝑆, an urgent device 𝐷𝑢 .
Output: A reassigning schedule
1: Generate a list of tasks 𝑈 in the order of decreasing energy consumption. These tasks
was assigned to 𝐷𝑢 in the original schedule.
2: while 𝑈 is not empty and device 𝐷𝑢 violates the lifetime constraint do
3:
T = top(𝑈 )
4:
Find a set of target devices 𝑃 of T
5:
while 𝑃 is not empty do
6:
𝑆𝑡𝑒𝑚𝑝 = reassign T to top(𝑃 )
7:
Add 𝑆𝑡𝑒𝑚𝑝 into 𝑆𝑆, 𝑆𝑆 is a set of schedules.
8:
Remove top(𝑃 ) from 𝑃
9:
end while
10:
Find the best schedule 𝑆𝑏𝑒𝑠𝑡 in 𝑆𝑆 which has the longest system lifetime.
11:
𝑆 = 𝑆𝑏𝑒𝑠𝑡
12:
Remove T from 𝑈
13:
Empty 𝑆𝑆
14: end while

If the urgent device still violate the lifetime constraints after reassigning, we will reorder the task execution orders. Let’s assume when device 𝑑 is running task 𝑣𝑘 , the battery
runs out of the energy. This device 𝑑 will either complete task 𝑣𝑘 with the energy from
harvester if the recharge current from harvester is larger than 𝐶𝑈 𝑅𝑘𝑑 , or just stop if the
recharge current is not large enough.
In the latter case, as discussed in section 5.3, this device dies. However, if there is some
tasks satisfying conditions listed below, we can re-order the execution order as shown in
Algorithm 5.6, so that device 𝑑 can execute these tasks before 𝑣𝑘 . In this way, we can
further prolong the lifetime of device 𝑑. The whole re-scheduling algorithm is provided as
Algorithm 5.7.
1. The tasks are assigned the same machine as task 𝑣𝑘 . And they are scheduled to run
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Algorithm 5.6 re-order(𝑆,𝐷𝑢 ), a function of re-ordering the execution order in the urgent
device
Input: A baseline schedule 𝑆, an urgent device 𝐷𝑢
Output: A re-ordering schedule
1: Find the task 𝑇 which device 𝐷𝑢 is executing when it dies.
2: In the task list of device 𝐷𝑢 , find tasks which satisfy the conditions of re-ordering and
push them in a set of task 𝑈
3: Move all the tasks in 𝑈 before 𝑇 in the execution order.
4: Update schedule 𝑆
Algorithm 5.7 The constraint-aware rescheduling procedure
Input: A baseline schedule 𝑆, battery lifetime constraint 𝐶𝑆
Output: A schedule generated by The constraint-aware rescheduling.
1: A list of urgent Devices 𝑈 is generated.
2: while The list 𝑈 is not empty do
3:
𝐷𝑢 = top (𝑈 )
4:
DVS(𝑆,𝐶𝑆,𝐷𝑢 )
5:
if 𝐷𝑢 violates the constraint 𝐶𝑆 then
6:
Reassign(𝑆,𝐶𝑆,𝐷𝑢 )
7:
end if
8:
if 𝐷𝑢 still violates the constraint 𝐶𝑆 then
9:
Re-order(𝑆,𝐷𝑢 )
10:
end if
11: end while
after task 𝑣𝑘 in the original schedule.
2. The tasks are independent with task 𝑣𝑘 .
3. The tasks are ready to run at the time when task 𝑣𝑘 is scheduled to start.
4. The discharge currents of device 𝑑 running these tasks are lower than the recharge
current from harvester.
Phase III: Push-Pull algorithm
In most of the cases, the schedules generated in Phase two have longer total execution
times than the baseline schedules do. So, we try to find a better schedule satisfying the
lifetime constraint based on the schedule we get in phase II. We implement the Push-pull
algorithm [126] in this phase III. The Push-pull algorithm is an iterative algorithm as shown
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in Algorithm 5.8. It improves the schedule by repeating the push operation and the pull
operation.
Algorithm 5.8 The push-pull algorithm
Input: A baseline schedule 𝑆 generated in phase II, battery lifetime constraint 𝐶𝑆
Output: A schedule generated by The push-pull algorithm.
1: count = 0
2: while count less than 500 AND improvements exist in last 5 iteration do
3:
count++
4:
𝑆𝑝𝑢𝑠ℎ = PUSH(𝑆,𝐶𝑆)
5:
𝑆𝑝𝑢𝑙𝑙 = PULL(𝑆,𝐶𝑆)
6:
𝑆 = the one with the shortest total execution time among 𝑆, 𝑆𝑝𝑢𝑠ℎ and 𝑆𝑝𝑢𝑙𝑙
7: end while
Two definitions are used in the Push-pull algorithm. The critical tasks path is a path of
tasks which has the biggest impact on the total execution time in a given schedule. We can
find the critical tasks path by traversing the DAG. Among the exit-tasks, the one finishing
at the latest time is pushed into a stack 𝑆. Then the predecessor of 𝑡𝑜𝑝(𝑆) with the latest
finishing time is pushed into 𝑆. This process repeats until an entry-task is found. 𝑆 is the
critical tasks path of this given schedule. The length of the critical tasks path is the total
execution time of the given schedule. The backward independent task set (BITS) of a task
𝑖 in a given schedule is a set of tasks meeting the following conditions: 1) scheduled to the
same device as D(𝑖); 2) scheduled to execute prior to 𝑖; 3)independent with 𝑖.
The Algorithm 5.9 and 5.10 show the details of push operation and the pull operation.
Target devices for re-assigning in push operation are selected in the same method as the
reassigning target conditions in phase two. The “acceptable” condition in these two operations is that the new schedule should satisfy the lifetime constraint and have a shorter total
execution time than the original one.
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Algorithm 5.9 PUSH(𝑆,𝐶𝑆), The push operation
Input: A baseline schedule 𝑆 generated in phase II, battery lifetime constraint 𝐶𝑆
Output: A schedule generated by The push operation.
1: Find the critical tasks path 𝐶𝑃 of 𝑆
2: while 𝐶𝑃 is not empty do
3:
𝑡𝑟𝑖𝑔𝑔𝑒𝑟 = Pop(𝐶𝑃 )
4:
Find the BITS(𝑡𝑟𝑖𝑔𝑔𝑒𝑟)
5:
while BITS(𝑡𝑟𝑖𝑔𝑔𝑒𝑟) is not empty do
6:
𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 = top(BITS(𝑡𝑟𝑖𝑔𝑔𝑒𝑟))
7:
𝑃 = taget devices for re-assigning
8:
while 𝑃 is not empty do
9:
𝑆𝑡𝑒𝑚𝑝 = re-assign 𝑡𝑎𝑟𝑔𝑒𝑡 to top(𝑃 )
10:
if 𝑆𝑡𝑒𝑚𝑝 is acceptable then
11:
𝑆𝑝𝑢𝑠ℎ = 𝑆𝑡𝑒𝑚𝑝
12:
Re-assign 𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 to top(𝑃 )
13:
end if
14:
Remove top(𝑃 ) from 𝑃
15:
end while
16:
Remove 𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 from BITS(𝑡𝑟𝑖𝑔𝑔𝑒𝑟)
17:
end while
18:
Remove 𝑡𝑟𝑖𝑔𝑔𝑒𝑟 from 𝐶𝑃
19: end while

Algorithm 5.10 PULL(𝑆,𝐶𝑆), The pull operation
Input: A baseline schedule 𝑆, battery lifetime constraint 𝐶𝑆
Output: A schedule generated by The pull operation.
1: Find the device 𝑑 which finishes its task list in the earliest time
2: Form 𝑇 , a list of tasks executed in 𝑑
3: while 𝑇 is not empty do
4:
𝑡𝑟𝑖𝑔𝑔𝑒𝑟 = top(𝑇 )
5:
Form 𝑃 , a list predecessors of 𝑡𝑟𝑖𝑔𝑔𝑒𝑟, which are not executed in 𝑑
6:
while 𝑃 is not empty do
7:
𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 = top(𝑃 )
8:
𝑆𝑡𝑒𝑚𝑝 = re-assign 𝑡𝑎𝑟𝑔𝑒𝑡 to 𝑑
9:
if 𝑆𝑡𝑒𝑚𝑝 is acceptable then
10:
𝑆𝑝𝑢𝑠ℎ = 𝑆𝑡𝑒𝑚𝑝
11:
Re-assign 𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 to 𝑑
12:
end if
13:
Remove 𝑡𝑎𝑟𝑔𝑒𝑡 𝑡𝑎𝑠𝑘 from 𝑃
14:
end while
15:
Remove 𝑡𝑟𝑖𝑔𝑔𝑒𝑟 from 𝑇
16: end while
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5.6

Experimental results

Experiment setup
We evaluate the performance of the three-phase constraint-aware algorithms through simulations. Each simulation run (total 10 runs) has 64 unique applications, and each application
is composed of up to 16 tasks. For each task, the maximum fan-in and fan-out are both 3.
There are 32 devices in the mobile DSP system. We set parameters in the model randomly
between the maximum and minimum values shown in Table 5.6. 𝛿 of all batteries are set
to 0.1. Lifetime constraint for all devices is set to 500.
Table 5.6: Ranges of model parameters
parameter
𝑆𝑃𝑖𝑗
𝐶𝑈 𝑅𝑖𝑗
𝑀𝑝 (𝑖)
𝐵𝑊𝑑
𝐸𝑖 (mAmin)
𝐶𝑈 𝑅 𝑇𝑗

Minimum
10
20
20
2
1.0 × 105
20

Maximum
40
100
148
10
8.0 × 105
400

Result
Figure 5.4 shows the average total execution time over 10 runs. We find out that the schedules from the Min-Min based three-phase algorithm have the shortest total execution times.
Those two three-phase algorithms all generate schedules with shorter total execution time
than the ones from the original baseline schedule. As shown in the Figure 5.4, the push-pull
algorithm in phase III reduces the total execution time in phase II to a lower level than the
original baseline schedule.
In the aspect of satisfying lifetime constraint, our proposed algorithms do much better
than original baseline scheduling. The original baseline schedules have the average 7.3 out
of 32 devices violating the constraint. As shown in Figure 5.5, the minimum lifetime of
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the original baseline schedules are just around 100, much less than the lifetime constraint
500. The schedules generated in phase II avoid all the lifetime constraint violations. Since
we set the “acceptable” condition in phase III as improving total execution time without
violating the constraint, the schedules further developed in phase III satisfy the lifetime
constraint in all 10 runs.
In the simulations, we set the parameters in the way that it is hard for the system to
complete all the tasks given the energy setting. So in most of our simulations, the system
cannot finish all the tasks. The three-phase algorithm based on Min-Min has the best
performance here. It completes three of the ten runs. We define the complete ratio as the
ratio of the number of complete task over the total number of task in a run. As shown in
Figure 5.6, our proposed algorithms have higher complete ratios than the original baseline
algorithms.
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5.7

Conclusion

In this chapter, we present a complete model for task scheduling in distributed mobile DSP
system, which includes application model, network model as well as energy model. Using
this model, we propose our battery-aware three-phase scheduling algorithms. We show
that these algorithms can generate optimal schedules while satisfying lifetime constraint,
especially the one based on Min-Min algorithm. These algorithms can also improve the
complete ratio of the system.
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Chapter 6 Resource Allocation Robustness with Inaccurate Information

Multi-core technologies are widely used in embedded systems. Stochastic resource allocations can guarantee the certain quality of the services (QoS). In the heterogeneous
embedded system resource allocation, execution time distributions of different tasks on
cores are predicted before scheduling. The difference between the actual execution time
and the estimated execution time may lead to allocations that are not robust. In this chapter, we present an evaluation of impacts of inaccurate information on resource allocation.
We propose a systematic way of measuring the robustness degradation and evaluating how
inaccurate probability parameters affect the robustness of resource allocations. Furthermore, we compare the performance of three widely used greedy heuristics when using the
inaccurate information with simulations.

6.1

Introduction

Embedded multi-core technologies are represented mainly by two categories of multi-core
processors [127]: 1) processors with dual, quad, and eight cores based on symmetric multiprocessing and 2) processors with the combination of heterogeneous cores. An example of
the later kind of multi-core is the typical system on chip (SoC), which has almost unlimited
combination of heterogeneous processors on the chip. As the number and the heterogeneity
of cores increase, resource allocation management in the embedded multi-core system can
efficiently improve the QoS.
Embedded systems usually operate in environments replete with uncertainties [24].
Meanwhile, these systems are expected to provide a given level of QoS. Stochastic resource allocation can deal with the environment uncertainties and satisfy the QoS demand.
In stochastic resource allocation, uncertainties in system parameters and their impacts on
system performance are modeled stochastically. This stochastic model is then used to de-
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rive a quantitative evaluation of the robustness of a given resource allocation. This quantitative evaluation results in a probability that the allocation will satisfy the given constraints.
A proper approach of stochastic model is using the probability mass function (PMF) to
describe the probability distributions of execution time of tasks running on cores.
According to [128], any claim of robustness for a given system must answer three
questions: (a) what behavior of the system makes it robust? (b) What uncertainties is the
system robust against? (c) Quantitatively, how robust is the system? For example, some
systems are robust if they are capable of finishing all the tasks within a given deadline. A
resource allocation deployed in these systems must be robust against uncertainty of the task
execution time. The robustness of systems can also be the makespan (total execution time)
or the time slackness.
The problem of resource allocation in the field of heterogeneous multi-core systems is
NP-complete (e.g., [129]). Heuristics are used to find near optimal solutions (e.g., [106,
130–135]). In static resource allocations, decisions are made based on estimated PMFs
of execution time of tasks running on different cores. However, when estimated PMFs of
tasks execution time are based on inaccurate information, estimated PMFs may be different
from actual PMFs. Therefore, decisions generated by estimated PMFs may not be robust
and the resource allocation is not able to guarantee the given level of QoS.
For example, in a surveillance sensor network, such as the Omnitrack [136], Cameras
are installed across the target field, and connected to sinks. Tasks of sinks include collecting
data from the cameras, compressing the images, and sending the results to the background
server for further processing. After the surveillance sensor network is switched on, tasks
come periodically. To better manage resources of a sink, the operating system in each
sink schedules a stochastic static resource allocation before the sensors start working. The
estimated PMFs can be obtained by observing previous executions of the tasks or analyzing
the codes of the tasks. Using the static stochastic resource allocation, certain level of
uncertainties can be tolerated, and the sensor network can maintain a given level of QoS.
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However, the statistical characteristics of a task may be significantly various from period to period. For instance, when the temperature of the target field increases, processors
in the sink of a sensor network may be unstable, leading to longer execution time in average. In this case, the mean of the actual PMF may increase. In another case, the frame size
of the image may be reduced by the administrator in a surveillance system, which means
the data size decreases and the average execution time of this task is shorter. Besides, tasks
may arrive at sinks in a short period of time due to the synchronization among cameras. In
this case, a lot of tasks need to wait for execution, queuing in the task buffer of the sinks.
Since the order of the queue is random, the execution time of a given task may be random.
The deviations of actual PMFs increase.
Some questions arise when estimated PMFs are different from actual PMFs: 1) How
does the original static schedule work? Does it still maintain the required level of QoS? 2)
If the performance of the original schedule degrades, how much is the degradation? 3) How
much improvement can re-scheduling provide? Is re-scheduling a practical solution? The
stochastic resource allocation includes a lot of convolutions, which are time consuming.
Furthermore, the number of convolutions is proportional to the number of processing units,
i.e., cores. The recent many-core technologies provide hundreds of cores in one processor.
The re-scheduling may become a significant overhead. Our experiment shows that the Minmin algorithm takes more than an hour to schedule 1024 tasks in an eight-core system.
Only when the overhead of re-scheduling is smaller than the degradation of the original
schedule, the re-scheduling can be considered as a practical solution.
The major objective of this chapter is to answer above questions. In the first part of this
work, a stochastic model for resource allocation is presented. The estimated task execution
time information is known as a PMF. For a given task schedule, the makespan PMF of a
core is generated by convoluting PMFs of all the tasks on its task list. A probability that the
whole system can complete all tasks in a certain time is computed by convoluting makespan
PMFs of cores. So for a given resource allocation, we find the robustness, e.g., makespan,
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that system can provide with a given probability. We also propose a measurement metric
for the impacts of differences between estimated PMFs and actual PMFs. In the second
part of this work, we simulate the environment with inaccurate information and compare
three greedy heuristics when using the inaccurate information.
In summary, two major contributions of this work include: (1) The development of a
metric for measuring the impact of the inaccurate information on stochastic resource allocation. (2) The performance comparison of three greedy heuristics when using incorrect
information.
In Section 6.2, we discuss related works. In Section 6.3, models for stochastic task
scheduling in multi-core embedded systems are presented. We also provide the model for
information inaccuracies in this section. A motivational example is provided in Section
6.4. We discuss three algorithms for stochastic task scheduling in Section 6.5, followed by
experimental results in Section 6.6. Finally, we give the conclusion in Section 6.7.

6.2

Related works

A framework for robust resource allocation is provided in [128]. Authors in [128] give a
robustness definition. Also, a four-step procedure is established for deriving a robustness
metric. In step one, the robustness of system is described in a quantitative way, and the
range of performance parameter (𝛽𝑚𝑖𝑛 , 𝛽𝑚𝑎𝑥 ) is given. In step two, all the system and
environmental parameters that may impact the robustness of the system are modeled. In
step three, the relationship between these perturbation parameters and the performance
parameters is defined. Finally, the robust range of perturbation parameter is determined
by substituting the perturbation parameters in the range of performance parameter (𝛽𝑚𝑖𝑛 ,
𝛽𝑚𝑎𝑥 ).
Previous works have been reported on determining the stochastic behavior of application execution times [25, 26, 137–141]. A new approach for predicting task execution
times is proposed in [142]. In [131], the authors present a derivation of the makespan
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problem that relies on a stochastic representation of task execution times. In [143], the
problem of robust static resource allocation for distributed computing systems under imposed QoS constraints is investigated. A stochastic robustness metric is proposed based
on a stochastic model describing the uncertainty in system and its impact on system performance. Although the stochastic representation of task execution times can describe the
system uncertainty, problems arise when modeling the stochastic representation. There are
two conventional ways to model the stochastic representation that is usually PMFs: 1) using
the statistic information from previous runs of the same task to generate the PMF directly;
2) assuming PMFs of task execution times are Gaussian distributions, and using the statistic information from previous runs to determine the expectation and the variance [143].
However when the environment is changed, these stochastic representations may not be
accurate. For example, a set of PMFs are generated based on some previous runs that occur in a light-weight contention scenario. When they are applied in other heavy contention
scenarios, these PMFs are not accurate in the sense that actual ones may have larger variance due to the heavy contention. So resource allocation with these inaccurate PMFs may
lead to the violation of QoS requirements. The related works above does not evaluate what
the relationship is between the degree of inaccurate in stochastic representation and the
degradation of robustness in the system.

6.3

Model and definition

Stochastic model
In a normal heterogeneous multi-core embedded system, usually there is a set of tasks
to be executed. Also, there are a number of cores with various computation power and
characteristics in the system. An estimated probabilistic estimated time to compute (ETC)
matrix 𝑃 is known before scheduling. For the convenience of readers, we list acronyms
used in the rest of this chapter in Table 6.1. We assume that the estimated probabilistic
ETC matrix is generated using the second approach as discussed in section 6.2. The entry
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Table 6.1: Acronyms used in Chapter 6
Name
QoS
PMF
ETC
CAT
MCT
𝑀𝑜
𝑀𝑛
𝑀𝑐
𝑀 𝑁𝑜
𝑀 𝑁𝑛
𝑀 𝑁𝑐
𝑅𝑛
𝑅𝑐
𝑅𝑖

Description
Quality of the service
Probability mass function
Estimated time to compute
Core available time
Minimum completion time alogrithm
Original makespan
New makespan
Correct makespan
Normalized original makespan
Normalized new makespan
Normailzed correct makespan
New ratio
Correct ratio
Improve ratio

𝑃𝑖,𝑗 of 𝑃 represents the PMF of execution time of task 𝑖 on core 𝑗. When making mapping
decisions, we use the information to generate probability distributions of task completion
times on different cores. For a given set of tasks and a given schedule, the estimated
makespan distribution is the probability distribution of total execution time of the whole
set of tasks based on the ETC matrix. We can calculate this probability distribution by
convoluting probability distributions of task execution times. The robustness in this chapter
is the minimum makespan (Λ) while maintaining a pre-determined probability 𝜃 that all
cores will complete their tasks list within Λ.
As estimated PMFs of task execution times are generated with statistic information of
previous runs of tasks, any environment or system changes may lead to inaccuracy. Assuming that we can get the updated information about those distribution by some methods,
we are able to obtain a resource allocation that meets the QoS requirement with more confidence. We call these distributions (PMFs) updated PMFs. There are methods to obtain
updated PMFs, for example, on-line profiling [144, 145]. The development of these methods is out of the scope of this chapter.
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In the case that we can get updated PMFs of task execution times, whether a new resource allocation is necessary becomes another problem. Using a new resource allocation
not only requires time to re-run the scheduling algorithm, but also brings the overhead of
re-arranging resources in the system. However, if we can predict the degradation of robustness based on the difference between updated PMFs and estimated PMFs, i.e., the degree
of inaccurate information, we can decide whether a new resource allocation is necessary.
Furthermore, with knowledge of which scheduling algorithm performs the best when using inaccurate information, we can reduce the probability that a new resource allocation is
necessary by using the best scheduling algorithm. We will provide some insights on these
two questions in our evaluation part in the chapter.
Measurement Parameters
Since differences between estimated PMFs and updated PMFs may cause the robustness
degradation, several measurement parameters are introduced to measure the robustness
degradation.
∙ Original Schedule: Task Schedule generated by using estimated PMFs
∙ Remapped Schedule: Task Schedule generated by using updated PMFs
∙ Makespan: The total time taken for a system to finish all tasks with a given task
schedule
∙ Original Makespan (𝑀𝑜 ): The makespan using estimated PMFs and the original
Schedule
∙ New Makespan (𝑀𝑛 ): The makespan using updated PMFs and the original Schedule
∙ Correct Makespan (𝑀𝑐 ): The makespan using updated PMFs and the remapped
Schedule
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∙ New ratio (𝑅𝑛 ):
𝑅𝑛 =

𝑀𝑛 − 𝑀𝑜
𝑀𝑜

(6.1)

𝑅𝑐 =

𝑀𝑐 − 𝑀𝑜
𝑀𝑜

(6.2)

𝑅𝑖 =

𝑀𝑛 − 𝑀 𝑐
𝑀𝑐

(6.3)

∙ Corretc ratio (𝑅𝑐 ):

∙ Improve ratio (𝑅𝑖 ):

As discussed in the previous section, the robustness metric in this chapter is the minimum makespan (Λ) while maintaining a pre-determined probability 𝜃 that all cores will
complete their tasks list within Λ. The smaller the makespan (Λ) is, the more robust the
system is. Original makespan gives the robustness of the system assuming accurate information is used in the schedule. When inaccurate information is used in the original
schedule, new makespan results in the actual robustness of the system without re-running
the scheduling algorithm. Correct makespan indicates the new robustness when a new
schedule is generated with updated accurate information. New ratio shows the degradation
of the robustness when using the inaccurate information. Improve ratio reveals the improvement caused by re-running the scheduling algorithm. Correct ratio indicates impacts
of changes of environment on the system’s robustness.

6.4

Motivational example

In this section, we will demonstrate how the inaccurate information impacts the robustness
of a schedule. Consider a case with five independent tasks that need to be scheduled in a
two cores embedded system. The estimated execution time distributions of different tasks
running in these two-core are shown in Fig. 6.1(a). We assume all these distributions are
normal distributions as shown in Fig. 6.1(b).
138

(a)

(b)

Figure 6.1: An example of the impacts of the inaccurate information. (a) Means and standard deviations of the task execution time distributions; (b) Normal distributions of task
execution time

Figure 6.2: The schedule without task 𝐸
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In this example, we use the Min-min heuristic, which will be introduced in the next
section, to schedule these independent tasks. Task 𝐴 is scheduled first in core 𝑃 1, followed
by task 𝐶 in core 𝑃 0. Then we schedule task 𝐷 in core 𝑃 1 right after task 𝐴, and task 𝐵
in core 𝑃 0, as shown in Fig. 6.2. After we schedule these four tasks in the system, we can
compute the probability distributions of makespans in these two cores by convoluting task
execution time distributions. Makespan distributions are shown in Fig. 6.3. For each of
these two cores, we can calculate the convolution of the makespan distribution of the core
and the execution time distribution of 𝐸 running in the core, which is shown in Fig. 6.4.
By comparing results of these convolutions, we can make a greedy decision of which core
task 𝐸 is scheduled to. If task 𝐸 is scheduled in 𝑃 0, all five tasks can be finished by time
34, with the probability of 90%. Otherwise, If task 𝐸 is scheduled in 𝑃 1, all tasks can be
finished by time 27 with the probability of 90%. We schedule task 𝐸 in 𝑃 1.

Figure 6.3: Makespan probability distributions of cores before task 𝐸 is scheduled

In some cases, current statistical characteristics of the task execution time may be different from previous estimated ones. The estimated PMF cannot represent the actual distri-
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Figure 6.4: Estimated makespan probability distributions of cores after task 𝐸 is scheduled

bution of the task execution time accurately. Assuming that the actual distribution of task
𝐸 is different from the estimated one, the distribution of 𝐸 in core 𝑃 0 is a normal distribution with the mean of 9, and the standard deviation of 1, while the distribution in core 𝑃 1
is another normal distribution with the mean of 14 and the standard deviation of 6. In this
case, if 𝐸 is scheduled in 𝑃 1, the system will finish tasks by time 34 with 90% guarantee,
about 26% robustness degradation. If 𝐸 is scheduled in 𝑃 0, all tasks will be done by time
33 with 90% guarantee, which results in a different greedy decision from the one based on
estimated information as shown in Fig. 6.5.
In this example, the inaccurate information can degrade the robustness, i.e., makespan
in this example. Therefore, we will investigate how different degrees of inaccurate impact the robustness and how different scheduling heuristics perform under an inaccurate
information environment in following sections.
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Figure 6.5: Actual makespan probability distributions of cores after task 𝐸 is scheduled

6.5

Algorithms

Overview
Three static greedy heuristics are used. Minimum completion time (MCT) [146] is an onephase heuristic. The output of this heuristic depends on the order in which tasks are mapped
to cores. Min-min [146, 147] and Max-min [146, 147] are two-phase heuristics. These two
heuristics are independent from tasks assigning order in the sense that for a given set of
tasks and a system with a certain set of cores, outputs are identical no matter how many
times it runs.
Greedy heuristics are widely used in heterogeneous system resource allocation. Compared to global heuristics such as genetic algorithm and simulated annealing, greedy heuristics can get a schedule much quicker than global heuristics. Previous works show that Minmin heuristics can get a schedule as optimal as the one generated by a genetic algorithm.
Definitions of these three heuristics are provided below. Core available time (CAT) is
the probability distribution of time when the core will finish all tasks that are assigned to
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this core previously. The PMF of the completion time for a new task 𝑡𝑖 on core 𝑐𝑗 , 𝑐𝑡𝑖,𝑗 , can
be calculated by convoluting the CAT of core 𝑐𝑗 and the execution time distribution of task
𝑡𝑖 on core 𝑐𝑗 .
MCT
Minimum Completion Time (MCT) [146] assigns tasks in an arbitrary order to cores. For
an unmapped task, MCT maps it on the core that can complete this task in the earliest time
while maintaining a certain probability. The idea behind MCT is that it considers both the
execution time of the task on the core as well as the load balance. Since MCT assigns tasks
in an arbitrary order, the scheduling results are non-determinstic. The MCT algorithm is
shown in Fig. 6.6.
Min-min
Min-min [146,147] selects the task-core pair in two phases. In phase 1, for each unmapped
task, the core that can complete it in the earliest time while maintaining a certain probability
is selected to form a pair. In phase 2, among all pairs, the pair that has the minimum 𝑐𝑡
is selected, and the task in the pair is mapped to the corresponding core. The idea behind
Min-min is that it does its best to keep the current load balance with the least change on it.
The Min-min is provided in Fig. 6.7.
Max-min
Max-min [146, 147] is similar to Min-min. In phase 1, Max-min does exactly the same as
that of Min-min. Then in phase 2, Max-min finds the task-core pairs with the maximum 𝑐𝑡,
which is different from Min-min. The idea behind is that tasks with larger execution time
will likely increase the penalty if these tasks are not assigned to their best cores. Fig. 6.8
shows the Max-min algorithm.
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Input: a set of tasks, 𝑚 different cores, ETC PMF matrix
Output: A MCT resource allocation schedule
1: A list of unmapped tasks 𝑈 is generated.
2: Reorder the list in an arbitrary order.
3: while the list 𝑈 is not empty do
4:
The first task 𝑖 in the list 𝑈 is selected; then among 𝑚 cores, the core 𝑗 which
has the minimum 𝑐𝑡𝑖,𝑗 is also selected.
5:
Assign the task to the core.
6:
Remove the task from the list 𝑈 .
7:
Update the CAT of the selected core.
8: end while
Figure 6.6: MCT algorithm
Input: a set of tasks, 𝑚 different cores, ETC PMF matrix
Output: A Min-min resource allocation schedule
1: A list of unmapped tasks 𝑈 is generated.
2: while the list 𝑈 is not empty do
3:
For each task in the list 𝑈 , find the core that gives the minimum 𝑐𝑡.
4:
Among task-core pairs formed in step 3, find the pair with the minimum 𝑐𝑡.
5:
Assign the task in the selected pair to the according core.
6:
Remove the task from the list 𝑈 .
7:
Update the CAT of the selected core.
8: end while
Figure 6.7: Min-min algorithm
Input: a set of tasks, 𝑚 different cores, ETC PMF matrix
Output: A Max-min resource allocation schedule.
1: A list of unmapped tasks 𝑈 is generated.
2: while the list 𝑈 is not empty do
3:
For each task in the list 𝑈 , find the core that gives the minimum 𝑐𝑡.
4:
Among task-core pairs formed in step 3, find the pair with the maximum 𝑐𝑡.
5:
Assign the task in the selected pair to the according core.
6:
Remove the task from the list 𝑈 .
7:
Update the CAT of the selected core.
8: end while
Figure 6.8: Max-min algorithm
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6.6

Simulation

Simulation Setup
To evaluate the robustness degradation caused by the inaccurate information, the following
approach was used to simulate the stochastic resource allocation in a heterogeneous multicore embedded system. A set of 1024 independent tasks was formed randomly. They
consist of 28 task classes, where tasks in the same class are identical. There are 8 heterogeneous cores in a system. Each of these cores has its own computation power and
characteristic. So the estimated probabilistic ETC matrix 𝑃 has the size of 28 × 8. PMF
𝑃𝑖,𝑗 is based on Gamma distribution with a mean of 𝑚𝑖,𝑗 and a standard deviation of 𝑠𝑑𝑖,𝑗 .
In our simulation, we generate PMFs by sampling the probability density functions (PDF)
of Gamma distributions with a start point, an end point and a fixed step. Each of the 40
simulation trials has different estimated probabilistic ETC matrix 𝑃 .
Before generating PMFs of Gamma distributions, values of means and standard deviations need to be determined. We randomly generate a 28 × 8 mean matrix based on
Gamma distribution as well as the standard deviation matrix. Here, we use the COV based
method [148] with the mean of task execution time from 40 to 80, and both coefficients of
variation of tasks and cores uniformly from 0.35 to 1, as shown in Fig. 6.9. When forming
the PMF 𝑃𝑖,𝑗 , we can sample the PDF of Gamma distribution with a mean of 𝑚𝑖,𝑗 and a
standard deviation of 𝑠𝑑𝑖,𝑗 . The objective of this method to generate PMFs for simulation.
And this method can be implemented easily by a statistical computing tool R [149]. In
literature, there are several low-overhead methods [139, 150, 151] to generate stochastic
profiles with sufficient coverage of variances in practical applications.
To simulate the case in which updated PMFs are different from estimated PMFs, parameters (mean or standard deviation) of updated PMFs are generated by multiplying parameters of estimated PMFs with a scalar matrix 𝑆.
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Input: 𝑡 different tasks, 𝑚 different cores, coefficient of variation of task and core
𝑉𝑡𝑎𝑠𝑘 , 𝑉𝑐𝑜𝑟𝑒 , mean of tasks’ ETC 𝜇𝑡𝑎𝑠𝑘
Output: A random ETC matrix based on Gamma distribution
1: Compute the shape parameter and the scale parameter of task as well as the shape
parameter of core
𝛼𝑡𝑎𝑠𝑘 = 1/𝑉𝑡𝑎𝑠𝑘 2 𝛼𝑐𝑜𝑟𝑒 = 1/𝑉𝑐𝑜𝑟𝑒 2
𝛽𝑡𝑎𝑠𝑘 = 𝜇𝑡𝑎𝑠𝑘 /𝛼𝑡𝑎𝑠𝑘
2: for 𝑖 from 0 to (𝑡 − 1) do
3:
𝑞[𝑖] = 𝐺(𝛼𝑡𝑎𝑠𝑘 , 𝛽𝑡𝑎𝑠𝑘 )
/*𝑞[𝑖] will be used as mean of 𝑖-th row in the ETC matrix*/
4:
𝛽𝑐𝑜𝑟𝑒 [𝑖] = 𝑞[𝑖]/𝛼𝑐𝑜𝑟𝑒
/*scale parameter for 𝑖-th row*/
5:
for 𝑗 from 0 to (𝑚 − 1) do
6:
𝑒[𝑖, 𝑗] = 𝐺(𝛼𝑐𝑜𝑟𝑒 , 𝛽𝑐𝑜𝑟𝑒 [𝑖])
7:
end for
8: end for
Figure 6.9: COV based method for generate Gamma random matrix

For example, if mean values are modified,
𝑢𝑝𝑑𝑎𝑡𝑒𝑑 𝑚𝑒𝑎𝑛(𝑖, 𝑗) = 𝑚𝑒𝑎𝑛(𝑖, 𝑗) × 𝑆𝑖,𝑗

(6.4)

The entry of scalar matrix S is based on a uniform distribution with a range of [𝑆𝑚𝑖𝑛 ,
𝑆𝑚𝑎𝑥 ].
Simulation Results
Compare impacts on robustness when modifying different parameters
In this part, we compare impacts on robustness when using different scalar matrixes as well
as modifying different parameters.
We simulate two different scenarios in which two different kinds of inaccurate information occur:
1. Keep standard deviations unchanged, and multiply means with a scalar matrix.
2. Keep means unchanged, and multiply standard deviations with a scalar.
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The first scenario usually happens when the embedded system is employed in a physically inconstant environment. For example, in an environment where temperature changes
rapidly, cores will likely run faster in low temperature than that in high temperature. As
the temperature increases, means of the probability distribution of execution times may
increase. In this case, the statistic information collected previously in low temperature
may not be accurate. The second scenario happens when resource contention among tasks
changes. When the resource contention is light, a core likely finishes same tasks in a narrow distribution, especially around the mean of the distribution. When the contention is
heavy, the distribution of a task class in a core may be wide, i.e., with larger standard deviations. In our simulation, the scalar matrixes are within the range of [0.1, 1.9], [0.1, 2.9],
[0.1, 3.9], [0.1, 4.9].
MCT heuristic is used in all these four parameter modifications. The result of each trial
is the average value of MCT with 25 different task mapping order.
In Fig. 6.10(a), the increase of new ratio is proportional to the increase of the scalar
matrix range with 20% to 70% penalty. Obviously, the increase of mean values of the
execution time distribution leads to a longer makspan. This 20% to 70% penalty is caused
by the inaccurate information used in the original schedule. We find that the improve ratio,
which indicates the improvement of re-scheduling, does not change as much as the increase
of the scalar matrix range. Note that when we calculate the improve ratio, we compare the
difference between the new makespan and the correct makespan. In the convolution of
these two distributions, we use the updated PMFs. The “improve ratio” columns show that
the level of improvement brought from the re-scheduling does not mainly depend on the
inaccurate degree of the information, but depends on what the task set consists of. The
correct ratio is also proportional to the increase of the scalar matrix range. It shows that
the degradation of robustness is a linear function of the degree of how the environment
changes. Comparing Fig. 6.10(b) with Fig. 6.10(a), we find that the inaccurate standard
deviations have much less impacts on the robustness than that of the inaccurate means.
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(a)

(b)

Figure 6.10: Three ratios with different inaccurate information. (a) New ratio, correct ratio
and improve ratio when changing the mean; (b) new ratio, correct ratio and improve ratio
when changing the standard deviation
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Figure 6.11: The Original makespan when changing the mean and the standard deviation
with a fixed scale parameter

Figure 6.12: The normalized new makespan when changing the mean and the standard
deviation with a fixed scale parameter
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Figure 6.13: The normalized correct makespan when changing the mean and the standard
deviation with a fixed scale parameter

Compare the performance of different heuristics
In this part, three different heuristics (Min-min, MCT, Max-min) are compared with their
performance when using inaccurate information. In this part, we will keep the standard
deviations fixed and change mean values. To compare the performance of these heuristics,
normalized makespans of MCT and Max-min are introduced.
∙ Max-min normalized original makespan
𝑀 𝑁𝑜 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛) =

𝑀𝑜 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛)
𝑀𝑜 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.5)

𝑀𝑛 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛)
𝑀𝑛 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.6)

𝑀𝑐 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛)
𝑀𝑐 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.7)

∙ Max-min normalized new makespan
𝑀 𝑁𝑛 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛) =
∙ Max-min normalized correct makespan
𝑀 𝑁𝑐 (𝑀 𝑎𝑥 − 𝑚𝑖𝑛) =
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∙ MCT normalized original makespan
𝑀 𝑁𝑜 (𝑀 𝐶𝑇 ) =

𝑀𝑜 (𝑀 𝐶𝑇 )
𝑀𝑜 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.8)

𝑀𝑛 (𝑀 𝐶𝑇 )
𝑀𝑛 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.9)

𝑀𝑐 (𝑀 𝐶𝑇 )
𝑀𝑐 (𝑀 𝑖𝑛 − 𝑚𝑖𝑛)

(6.10)

∙ MCT normalized new makespan
𝑀 𝑁𝑛 (𝑀 𝐶𝑇 ) =
∙ MCT normalized correct makespan
𝑀 𝑁𝑐 (𝑀 𝐶𝑇 ) =

Figure 6.14: The new ratio of three heuristics when changing the mean and the standard
deviation with a fixed scale parameter
In the respect of the three ratios (Nnew ratio, correct ratio, and improve ratio), Fig.
6.14, 6.15, and 6.16 show that the Max-min is least impacted by the inaccurate information. However, in Fig. 6.11, 6.12, and 6.13, Max-min has the longest new makespans and
the longest correct makespans among these three heuristics. It means that the Max-min
generates the least robust schedules in the environment with or without inaccurate information, even though the inaccurate information has smallest impacts in the Max-min. So
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Figure 6.15: The correct ratio of three heuristics when changing the mean and the standard
deviation with a fixed scale parameter

Figure 6.16: The improve ratio of three heuristics when changing the mean and the standard deviation with a fixed scale parameter
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the Max-min performance is the worst among these three heuristics. The performance of
MCT is very close to the performance of Min-min with respect to the original makespan.
Furthermore, MCT outperforms the Min-min in the new makespan. It means that MCT is
less impacted by the inaccurate information and performs close to the Min-min in the original makespan, and it performs the best in the new makespan even though the difference
between these two heuristics is not significant.

6.7

Conclusion

We propose a systematic method of measuring the robustness degradation with a stochastic
approach. We evaluate impacts of inaccurate information on system robustness in two different scenarios. In our simulation, the makespan is the robustness metric. We find that the
makespan with inaccurate information increases proportional to the increase of mean values of task execution time distribution caused by environment changes. Also, 20% to 70%
penalty is caused by the inaccurate information used in making scheduling decisions. The
impact of environment changes on the robustness is linear to the degree of how much inaccurate information (mainly the shift of means of PMFs) is generated by these environment
changes. However, the improvement of re-scheduling with updated information mainly
depends on how the task set consists of, not how inaccurate the information is. We also
find that the impact of inaccurate means of PMFs is much larger than inaccurate standard
deviations.
Among these three greedy algorithms, MCT performs the best under inaccurate information. It generates schedules that are almost as optimal as ones from Min-min where
accurate information is used. And inaccurate information has less impacts on schedules
from MCT than it does on Min-min. Max-min performs the worst.
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Chapter 7 Online Optimization on Cloud systems

In Infrastructure-as-a-Service (IaaS) cloud computing, computational resources are provided to remote users in the form of leases. For a cloud user, he/she can request multiple
cloud services simultaneously. In this case, parallel processing in the cloud system can
improve the performance. When applying parallel processing in cloud computing, it is
necessary to implement a mechanism to allocate resource and schedule the execution order
of tasks. Furthermore, a resource optimization mechanism with preemptable task execution can increase the utilization of clouds. In this chapter, we propose two online dynamic
resource allocation algorithm for the IaaS cloud system with preemptable tasks. Our algorithms adjust the resource allocation dynamically based on the updated of the actual
task executions. And the experimental results show that our algorithms can significantly
improve the performance in the situation where resource contention is fierce.

7.1

Introduction

In cloud computing, a cloud is a cluster of distributed computers providing on-demand
computational resources or services to the remote users over a network [152]. In an
Infrastructure-as-a-Service (IaaS) cloud, resources or services are provided to users in the
form of leases. The users can control the resources safely thanks to the free and efficient
virtualization solutions, e.g., the Xen hypervisor [153]. One of the advantages of the IaaS
clouds is that the computational capacities providing to end-users are flexible and efficient.
The virtual machines (VMs) in Amazon’s Elastic Compute Cloud are leased to users at the
price of ten cents per hour. Each VM offers an approximate computational power of a 1.2
GHz Opteron processor, with 1.7 GB memory and 160 GB disk space. For example, when
a user needs to maintain a database with a certain disk space for a month, he/she can rent
a number of VMs from the cloud, and return them after that month. In this case, the user
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can minimize the costs. And the user can add or remove resources from the cloud to meet
peak or fluctuating service demands and pay only the capacity used.
Cloud computing is emerging with growing popularity and adoption [154]. However,
there is no data center that has unlimited capacity. Thus, in case of significant client
demands, it may be necessary to overflow some workloads to another data center [155].
These workload sharing can even occur between private and public clouds, or among private clouds or public clouds. The workload sharing is able to enlarge the resource pool and
provide even more flexible and cheaper resources. To collaborate the execution across multiple clouds, the monitoring and management mechanism is a key component and requires
the consideration of provisioning, scheduling, monitoring, and failure management [155].
Traditional monitoring and management mechanisms are designed for enterprise environments, especially a unified environment. However, the large scale, heterogeneous resource
provisioning places serious challenges for the management and monitoring mechanism in
multiple data centers. For example, the Open Cirrus, a cloud computing testbed, consists
of 14 geographically distributed data center in different administrative domains around the
world. Each data center manages at least 1000 cores independently [156]. The overall
testbed is a heterogeneous federated cloud system. It is important for the monitoring and
management mechanism to provide the resource pool, which includes multiple data centers, to clients without forcing them to handle issues, such as the heterogeneity of resources
and the distribution of the workload. Virtualization in cloud computing, such as VMs, has
been intensively studied recently. However, scheduling workloads across multiple heterogeneous clouds/data centers has not been well studied in the literature. To the best of our
knowledge, this is the first chapter to address the scheduling issue in the federated heterogeneous multi-cloud system.
A large numbers of applications running on cloud systems are those compute on large
data corpora [157]. These “big data” applications draw from information source such as
digital media collections, virtual worlds, simulation traces, data obtain from scientific in-
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struments, and enterprise business databases. These data hungry applications require scalable computational resources. Fortunately, these applications exhibit extremely good parallelism [157]. Using a “map/reduce” approach in the cloud application development, large
batch processes can be partitioned into a set of discrete-linked processes, which we call
tasks. These tasks can be executed in parallel to improve response time [158]. In Fedex’s
data center, a four-hour batch process can be successfully runs in 20 minutes after the
“map/reduce” [158]. When applying parallel processing in executing these tasks, we need
to consider the following questions: 1) how to allocate resources to tasks; 2) in what order the clouds should execute tasks, since tasks have data dependencies; and 3) how to
schedule overheads when VMs prepare, terminate or switch tasks. Resource allocation and
scheduling can solve these three problems. Resource allocation and task scheduling have
been studied in high performance computing [107,108] and in embedded systems [24,159].
However, the autonomic feature and the resource heterogeneity within clouds [152] and the
VM implementation require different algorithms for resource allocation and task scheduling in the IaaS cloud computing, especially in the federated heterogeneous multi-cloud
system.
The two major contributions of this chapter are:
∙ We present a resource optimization mechanism in heterogeneous IaaS federated
multi-cloud systems, which enables preemptable task scheduling. This mechanism
is suitable for the autonomic feature within clouds and the diversity feature of VMs.
∙ We propose two online dynamic algorithms for resource allocation and task scheduling. We consider the resource contention in the task scheduling.
In section 7.2, we discuss works related to this topic. In section 7.3, models for resource
allocation and task scheduling in IaaS cloud computing system are presented, followed by
an motivation example in section 7.4. We propose our algorithms in section 7.5, followed
by experimental result in section 7.6. Finally, we give the conclusion in section 7.7.
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7.2

Related works

Cloud system has been drawing intensive research interests in the recent years. A number
of public clouds are available for customer and researchers, such as Amazon AWS [160],
GoGrid [161], and Rackspace [162]. Some other companies also provide cloud services,
such as Microsoft [163], IBM [164], Google [165], and HP [166]. To benefit the cloud
research, open source cloud services are under way, such as Eucalyptus [167], Open Nebula [168], Tashi [157], RESEVOIR [169], and Open Cirrus [156]. Open Cirrus is a cloud
testbed consists of 14 distributed data centers among the world. Essentially, it is a federated
heterogeneous cloud system, which is similar to the target cloud system in this chapter.
Data intensive applications are the major type of applications running in the cloud computing platform. Most of the data intensive applications can be modeled by MapReduce
programming model [170]. In MapReduce model, user specify the map function that can
be executed independently, and the reduce function that gather results from the map function and generate the final result. The runtime system automatically parallelizes the map
function and distributes them in the cloud system. Apache Hadoop is a popular framework, inspired by MapReduce, for running the data-intensive application in IaaS cloud
systems [171]. Both reliability and data motion are transparently provided in Hadoop
framework. MapReduce programming model and Hadoop distributed file system are implemented in the open-source Hadoop framework. All-pairs, an high level abstraction, was
proposed to allow the easy expression and efficient execution of data intensive applications [172]. Liu et al. designed a programming model, GridBatch, for large scale data
intensive batch applications [173]. In GridBatch, user can specify the data partitioning and
the computation task distribution, while the complexity of parallel programming is hidden.
A dynamic split model was designed to enhance the resource utilization in MapReduce
platforms [174]. A priority-based resource allocation approach as well as a resource usage pipeline are implemented in this dynamic split model. Various scheduling methods for
data-intensive services were evaluated [175], with both soft and hard service level agree157

ments (SLA). However, the problem of scheduling workloads in heterogeneous multi-cloud
platform was not considered in the related work mentioned above.
Virtualization is an important part in cloud computing. Emeneker et al. propose an
image caching mechanism to reduce the overhead of loading disk image in virtual machines [176]. Fallenbeck et al. present a dynamic approach to create virtual clusters to deal
with the conflict between parallel and serial jobs [177]. In this approach, the job load is
adjusted automatically without running time prediction. A suspend/resume mechanism is
used to improve utilization of physical resource [178]. The overhead of suspending/resume
is modeled and scheduled explicitly. But the VM model considered in [178] is homogeneous, so the scheduling algorithm is not applicable in heterogeneous VMs models.
Computational resource management in cloud computing has been studied in the literature recently. To make resource easy for users to manage collectively, CloudNet [179]
provides virtual private clouds from enterprise machines and allocates them via public
clouds. Computation-intensive users can reserve resources with on-demand characteristics
to create their virtual private clouds [180–185]. However, CloudNet focuses on providing
secure links to cloud for enterprise users, resource allocation is not an objective in CloudNet. Lease-based architecture [185, 186] is widely used in reserving resource for cloud
users. In [185], applications can reserve group of resources using leases and tickets from
multiple sites. Haizea [186] supports both the best-effort and the advanced reservation
leases. The priorities of these two kinds of leases are different. The utilization of the whole
system is improved. The model of job in these two paper is a batch job model, which mean
every application is scheduled as independent. Data dependencies are not considered. Thus
this method cannot be “map/reduce” and parallelized among multiple data centers. In our
proposed resource allocation mechanism, we model the data dependencies among an application, and distribute the application among multiple data centers at the task level, leading
to more flexible and more efficient resource allocation schedules.
Wilde et al. proposed Swift, a scripting language for distributed computing [187]. Swift
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focuses on the concurrent execution, composition, and coordination of large scale independent computational tasks. A workload balancing mechanism with adaptive scheduling
algorithms is implemented in Swift, based on the availability of resources. A dynamic
scoring system is designed to provide an empirically measured estimate of a site’s ability
to bear load, which is similar to the feedback information mechanism proposed in our design. However, the score in the Swift is decreased only when the site fails to execute the
job. Our approach has a different use of the feedback information. The dynamic estimated
finish time of remote site is based on the previous executions on this site in our approach.
Therefore, even a “delayed but successful” finish of a job leads to a longer estimated finish
time in the next run in our approach. ReSS is used in the Swift as the resource selection
service [188]. Ress requires a central information repository to gather information from
different nodes or clusters. However, our approach is a decentralized approach that does
not need any central information repository.
A system that can automatically scale its share of infrastructure resources is designed
in [189]. The adaptation manager monitors and autonomically allocating resources to users
in a dynamic way, which is similar to the manager server in our proposed mechanism. However, this centralized approach cannot fit in the future multi-provider cloud environment,
since different providers may not want to be controlled by such a centralized manager.
Another resource sharing system that can trade machines in different domains without infringing autonomy of them is developed in [190]. A machine broker of a data center is
proposed to trade machines with other data centers, which is a distributed approach to
share resource among multiple data centers. However, the optimization of resource allocation is not considered in this paper. Our proposed resource allocation mechanism is a
distributed approach. A manager server of a cloud communicates with others, and shares
workloads with our dynamic scheduling algorithm. Our approach can improve federated
heterogeneous cloud systems. Moreover, it can be adapted in the future multi-provider
cloud system.
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7.3

Model and Background

Cloud system
In this chapter, we consider an infrastructure-as-a-service (IaaS) cloud system. In this kind
of system, a number of data centers participate in a federated approach. These data centers
deliver basic on-demand storage and compute capacities over Internet. The provision of
these computational resources is in the form of virtual machines (VMs) deployed in the data
center. These resources within a data center form a cloud. Virtual machine is an abstract
unit of storage and compute capacities provided in a cloud. Without loss of generality, we
assume that VMs from different clouds are offered in different types, each of which has
different characteristics. For example, they may have different numbers of CPUs, amounts
of memory and network bandwidths. As well, the computational characteristics of different
CPU may not be the same.

Figure 7.1: An example of our proposed cloud resource allocation mechanism. Heterogeneous VMs are provided by multiple clouds. And clouds are connected to the Internet via
manager servers.

For a federated cloud system, a centralized management approach, in which a super
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node schedule tasks among multiple clouds, may be a easy way to address the scheduling issues in such system. However, as authors in [155, 156] have indicated, the future
cloud computing will consist of multiple cloud providers. In this case, the centralized
management approach may be accepted by different cloud providers. Thus we propose a
distributed resource allocation mechanism that can be used in both federated cloud system
or the future cloud system with multiple providers.
As shown in Fig. 7.1, in our proposed cloud resource allocation mechanism, every
data center has a manager server server that knows the current statuses of VMs in it own
cloud. And manager servers communicate with each other. Clients submit their tasks to
the cloud where the dataset is stored. Once a cloud receives tasks, its manager server can
communicate with manager servers of other clouds, and distribute its tasks across the whole
cloud system by assigning them to other clouds or executing them by itself.
When distributing tasks in the cloud system, manager servers should be aware of the
resource availabilities in other clouds, since there is not a centralized super node in the system. Therefore, we need the resource monitoring infrastructure in our resource allocation
mechanism. In cloud systems, resource monitoring infrastructure involves both producers
and consumers. Producers generate status of monitored resources. And consumers make
use of the status information [191]. Two basic messaging methods are used in the resource
monitoring between consumers and producers: the pull mode and the push model [192].
Consumers pull information from producers to inquire the status in the pull mode. In the
push mode, when producers update any resource status, they push the information to the
consumers. The advantage of the push mode is that the accuracy is higher when the threshold of a status update, i.e., trigger condition, is defined properly. And the advantage of the
pull mode is that the transmission cost is less when the inquire interval is proper [191].
In our proposed cloud system resource allocation mechanism, we combine both communication modes in the resource monitoring infrastructure. In our proposed mechanism,
when the manager server of cloud 𝐴 assigns an application to another cloud 𝐵, the man-
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ager server of 𝐴 is the consumer. And the manager server of 𝐵 is the producer. manager
server of 𝐴 needs to know the resource status from the manager server of 𝐵 in two scenarios: 1) when the manager server of 𝐴 is considering assigning tasks to cloud B, the current
resource status of cloud 𝐵 should be taken into consideration. 2) When there is an task is
assigned to cloud 𝐵 by manager server of 𝐴, and this task is finished, manager server of 𝐴
should be informed.
We combine the pull and the push mode as the following:
∙ A consumer will pull information about the resource status from other clouds, when
it is making scheduling decisions.
∙ After an application is assigned to another cloud, the consumer will no longer pull
information regarding to this application.
∙ When the application is finished by the producer, the producer will push its information to the consumer. The producer will not push any information to the consumer
before the application is finished.
In a pull operation, the trigger manager server sends a task check inquire to manager
servers of other clouds. Since different cloud providers may not be willing to share detailed
information about their resource availability, we propose that the reply of a task check inquire should be as simple as possible. Therefore, in our proposed resource monitoring
infrastructure, these target manager servers only responses with the earliest available time
of required resources, based on its current status of resources. And no guarantee or reservation is made. Before target manager servers check their resource availability, they first
check the required dataset locality. If the required dataset is not available in their data center, the estimated transferring time of the dataset from the trigger cloud will be included
in the estimation of the earliest available time of required resources. Assuming the speed
of transferring data between two data centers is 𝑆𝑐 , and the size of the required dataset is
𝑀𝑆 , then the preparation overhead is 𝑀𝑆 /𝑆𝑐 . Therefore, when a target cloud already has
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the required in its data center, it is more likely that it can be respond with a sooner earliest
available time of required resources, which may lead to an assignment to this target cloud.
In a push operation, when 𝐵 is the producer and 𝐴 is consumer, the manager server of 𝐵
will inform the manager server of 𝐴 the time when the application is finished.

Figure 7.2: An application submitted in the cloud system. When an application is submitted
to the cloud system, it is partitioned, assigned, scheduled, and executed in the cloud system

When a client submits his/her workload, typically an application, to a cloud, the manager server first partitions the application into several tasks, as shown in Fig. 7.2. Then
for each task, the manager server decides which cloud will execute this task based on the
information from all other manager servers and the data dependencies among tasks. If the
manager server assigns a task to its own cloud, it will store the task in a queue. And when
the resources and the data are ready, this task is executed. If the manager server of cloud 𝐴
assigns a task to cloud 𝐵, the manager server of 𝐵 first checks whether its resource availabilities can meet the requirement of this task. If so, the task will enter a queue waiting for
execution. Otherwise, the manager server of 𝐵 will reject the task.
Before a task in the queue of a manager server is about to be executed, the manager
server transfers a disk image to all the computing nodes that provide enough VMs for task
execution. We assume that all required disk images are stored in the data center and can
be transferred to any clouds as needed. We use the multicasting to transfer the image to
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all computing nodes within the data center. Assuming the size of this disk image is 𝑆𝐼 , we
model the transfer time as 𝑆𝐼 /𝑏, where 𝑏 is the network bandwidth. When a VM finishes
its part of the task, the disk image is discarded from computing nodes.
Resource allocation model
In cloud computing, there are two different modes of renting the computing capacities from
a cloud provider.
∙ Advance Reservation (AR): Resources are reserved in advance. They should be
available at a specific time;
∙ Best-effort: Resources are provisioned as soon as possible. Requests are placed in a
queue.
A lease of resource is implemented as a set of VMs. And the allocated resources of a
lease can be described by a tuple (𝑛, 𝑚, 𝑑, 𝑏), where 𝑛 is number of CPUs, 𝑚 is memory in
megabytes, 𝑑 is disk space in megabytes, and 𝑏 is the network bandwidth in megabytes per
second. For the AR mode, the lease also includes the required start time and the required
execution time. For the best-effort and the immediate modes, the lease has information
about how long the execution lasts, but not the start time of execution. The best-effort
mode is supported by most of the current cloud computing platform. The Haizea, which
is a resource lease manager for OpenNebula, supports the AR mode [153]. The “map”
function of “map/reduce” data-intensive applications are usually independent. Therefore,
it naturally fits in the best-effort mode. However, some large scale “reduce” processes of
data-intensive applications may needs multiple reducers. For example, a simple “wordcount” application with tens of PBs of data may need a parallel “reduce” process, in which
multiple reducers combine the results of multiple mappers in parallel. Assuming there are
𝑁 reducers, in the first round of parallel ”reduce”, each of 𝑁 reducers counts 1/𝑁 results
from the mappers. Then 𝑁/2 reducers receive results from the other 𝑁/2 reducers, and
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counts 2/𝑁 results from the last round of reducing. It repeats 𝑙𝑜𝑔2 𝑁 + 1 rounds. Between
two rounds, reducers need to communicate with others. Therefore, a AR mode is more
suitable for these data-intensive applications.
When supporting the AR tasks, it may leads to a utilization problem, where the average
task waiting time is long, and machine utilization rate is low. Combining AR and best-effort
in a preemptable fashion can overcome this problems [186]. In this chapter, we assume that
a few of applications submitted in the cloud system are in the AR mode, while the rest of
the applications are in the best-effort mode. And the applications in AR mode have higher
priorities, and are able to preempt the executions of the best-effort applications.
When an AR task 𝐴 needs to preempt a best-effort task 𝐵, the VMs have to suspend
task 𝐵 and restore the current disk image of task 𝐵 in a specific disk space before the
manager server transfers the disk image of tasks 𝐴 to the VMs. When the task 𝐴 finishes,
the VMs will resume the execution of task 𝐵. We assume that there is a specific disk space
in every node for storing the disk image of suspended task.
There are two kinds of AR tasks: one requires a start time in future, which is referred to
as “non-zero advance notice” AR task; and the other on requires to be executed as soon as
possible with higher priority than the best-effort task, which is referred to as “zero advance
notice” AR task. For a “zero advance notice” AR task, it will start right after the manager
server makes the scheduling decision and assign it a cloud. Since our scheduling algorithms, mentioned in Section 7.5, are heuristic approaches, this waiting time is negligible,
compared to the execution time of task running in the cloud system.
Local mapping and energy consumption
From the user’s point of view, the resources in the cloud system are leased to them in the
term of VMs. Meanwhile, from the cloud administrator’s point of view, the resources in
the cloud system is utilized in the term of servers. A server can provide the resources
of multiple VMs, and can be utilized by several tasks at the same time. One important
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function of the manager server of each cloud is to schedule its tasks to its server, according
the numbers of required VMs. Assuming there are a set of tasks 𝑇 to schedule on a server
𝑆, we define the remaining workload capacity of a server 𝑆 is 𝐶(𝑆), and the number of
required VM by task 𝑡𝑖 is 𝑤𝑙(𝑡𝑖 ). The server can execute all the tasks in 𝑇 only if:

𝐶(𝑆) ≥

∑

(𝑤𝑙(𝑡𝑖 ))

(7.1)

𝑡𝑖 ∈𝑇

We assume servers in the cloud system work in two different modes: the active mode
and the idle mode. When the server is not executing any task, it is switched to the idle
mode. When tasks arrive, the server is switched back to the active mode. The server
consumes much less energy in the idle mode than that in the active mode.
Application model
In this chapter, we use the Directed Acyclic Graphs (DAG) to represent applications. A
DAG 𝑇 = (𝑉, 𝐸) consists of a set of vertices 𝑉 , each of which represents a task in the
application, and a set of edges 𝐸, showing the dependencies among tasks. The edge set
𝐸 contains edges 𝑒𝑖𝑗 for each task 𝑣𝑖 ∈ 𝑉 that task 𝑣𝑗 ∈ 𝑉 depends on. The weight of a
task represents the type of this task. Given an edge 𝑒𝑖𝑗 , 𝑣𝑖 is the immediate predecessor of
𝑣𝑗 , and 𝑣𝑗 is called the immediate successor of 𝑣𝑖 . A task only starts after all its immediate
predecessors finish. Tasks with no immediate predecessor are entry-node, and tasks without
immediate successors are exit-node.
Although the compute nodes from the same cloud may equip with different hardware,
the manager server can treat its cloud as a homogeneous system by using the abstract compute capacity unit and the virtual machine. However, as we assumed, the VMs from different clouds may have different characteristics. So the whole cloud system is a heterogeneous
system. In order to describe the difference between VMs’ computational characteristics,
we use an 𝑀 × 𝑁 execution time matrix (ETM) 𝐸 to indicate the execution time of 𝑀
types of tasks running on 𝑁 types of VMs. For example, the entry 𝑒𝑖𝑗 in 𝐸 indicate the
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required execution time of task type i when running on VM type j. We also assume that a
task requires the same lease (𝑛, 𝑚, 𝑑, 𝑏) no matter on which type of VM the task is about
to run.

7.4

Motivational Example

An example of task scheduling in CMP
First we give an example of resource allocation in a cloud system. We schedule three
applications in a three-cloud system. The DFGs representing these applications are shown
in Fig. 7.3(a). Application 1 and 3 are best-effort applications, and Application 2 is AR
applications. For simplicity, we assume that every cloud only execute one task at a time,
and that the time to load an image of a task is negligible. We will relax these assumptions
in the later part of this chapter. The execution times (𝑡) of each task in these applications
running on different cloud are shown in Fig. 7.3(b).
Round-robin vs. list scheduling
The round-robin algorithm is one of the load balancing algorithms used in cloud systems,
such as the GoGrid [193]. As shown in the “RR” row of Fig. 7.3(c), the tasks are assigned
to the clouds evenly, regardless of the heterogeneous performance across different clouds.
The execution orders of three clouds are presented in Fig. 7.4(a). In this schedule, task G
preempts task B at time 7, since task G is an AR task. And task J is scheduled as soon as
possible, starting at time 9, pausing at time 15, and resuming right after previously assigned
tasks, i.e., tasks I and D. The total execution time is 32. We assume the execution time of
a given application starts from the time when the application is submitted to the time when
the application is done. With this scheduling, the average of three application execution
time is 22.67 time unit. By using our CLS algorithm, we generate a schedule with the
consideration of the heterogeneous performance in the cloud system. The tasks assignment
is shown in the “Sch” row of Fig. 7.3(c). And the execution order of three clouds are shown
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(a)

(b)

(c)

Figure 7.3: An example of resource allocation in a cloud system. (a) The DFG of three
applications, (b) the execution time table, and (c) two different task assignments, where
“RR” is the round-robin approach, and ”Sch” is using the list scheduling

in Fig. 7.4(b). In this schedule, tasks are likely assigned to the cloud that can execute them
in the shortest time. Task F and G preempt task C and B, respectively. The total execution
time is only 21 time unit, which is 34% faster than the round-robin schedule. And the
average execution time is 13.33, 41% faster than the round-robin schedule.
In this motivational example, we show the significant improvement by simply using CLS algorithm, even without considering the dynamic adapting scheduling. We will
present the details of our algorithms in the following section.
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(a)

(b)

Figure 7.4: Execution orders of three clouds, (a) with the round-robin schedule, and (b)
with the list-schedule
7.5

Resource allocation and task scheduling algorithm

Since the manager servers neither know when applications arrive, nor whether other manager servers receive applications, it is a dynamic scheduling problem. We propose two
algorithms for the task scheduling: dynamic cloud list scheduling (DCLS) and dynamic
cloud min-min scheduling (AMMS).
Static resource allocation
When a manager server receives an application submission, it will first partition this application into tasks in the form of a DAG. Then a static resource allocation is generated
offline. We proposed two greedy algorithms to generate the static allocation: the cloud list
scheduling and the cloud min-min scheduling.
Cloud list scheduling (CLS)
Our proposed CLS is similar to CPNT [108]. Some definitions used in listing the task are
provided as follow. The earliest start time (EST) and the latest start time (LST) of a task
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are shown as in Equation (7.2) and (7.3). The entry-tasks have EST equals to 0. And The
LST of exit-tasks equal to their EST.

𝐸𝑆𝑇 (𝑣𝑖 ) =

max

𝑣𝑚 ∈𝑝𝑟𝑒𝑑(𝑣𝑖 )

𝐿𝑆𝑇 (𝑣𝑖 ) =

{𝐸𝑆𝑇 (𝑣𝑚 ) + 𝐴𝑇 (𝑣𝑚 )}

min {𝐿𝑆𝑇 (𝑣𝑚 )} − 𝐴𝑇 (𝑣𝑖 )

𝑣𝑚 ∈𝑠𝑢𝑐𝑐𝑣𝑖

(7.2)

(7.3)

Because the cloud system concerned in this chapter is heterogeneous, the execution
times of a task on VMs of different clouds are not the same. 𝐴𝑇 (𝑣𝑖 ) is the average execution
time of task 𝑣𝑖 . The critical node (CN) is a set of vertices in the DAG of which EST and
LST are equal. Algorithm 7.1 shows a function forming a task list based on the priorities.
Algorithm 7.1 Forming a task list based on the priorities
Input: A DAG, Average execution time 𝐴𝑇 of every task in the DAG
Output: A list of tasks 𝑃 based on priorities
1: The EST of every tasks is calculated
2: The LST of every tasks is calculated
3: Empty list 𝑃 and stack 𝑆, and pull all tasks in the list of task 𝑈
4: Push the CN task into stack 𝑆 in the decreasing order of their LST
5: while the stack 𝑆 is not empty do
6:
if top (𝑆) has un-stacked immediate predecessors then
7:
𝑆 ←the immediate predecessor with least LST
8:
else
9:
𝑃 ← top (𝑆)
10:
pop top (𝑆)
11:
end if
12: end while
Once the list of tasks is formed, we can allocate resources to tasks in the order of
this list. The task on the top of this list will be assigned to the cloud that can finish it
at the earliest time. Note that the task being assigned at this moment will start execution
only when all its predecessor tasks are finished and the cloud resources allocated to it are
available. After assigned, this task is removed from the list. The procedure repeats until
the list is empty. An static resource allocation is obtained after this assigning procedure
that is shown in Algorithm 7.2.
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Algorithm 7.2 The assigning procedure of CLS
Input: A priority-based list of tasks 𝑃 , 𝑚 different clouds, 𝐸𝑇 𝑀 matrix
Output: A static resource allocation generated by CLS
1: while The list 𝑃 is not empty do
2:
𝑇 = top (𝑃 )
3:
Pull resource status information from all other manager servers
4:
Get the earliest resource available time for 𝑇 , with the consideration of the dataset
transferring time, responsed from all other manager servers
5:
Find the cloud 𝐶𝑚𝑖𝑛 giving the earliest estimated finish time of T, assuming no other
task preempts T
6:
Assign task T to cloud 𝐶𝑚𝑖𝑛
7:
Remove T from 𝑃
8: end while
Cloud min-min scheduling (CMMS)
Min-min is another popular greedy algorithm [44]. The original min-min algorithm does
not consider the dependencies among tasks. So in the dynamic min-min algorithm used in
this chapter, we need to update the mappable task set in every scheduling step to maintain
the task dependencies. Tasks in the mappable task set are the tasks whose predecessor tasks
are all assigned. Algorithm 7.3 shows the pseudo codes of the CMMS algorithm.
Algorithm 7.3 Cloud min-min scheduling (CMMS)
Input: A set of tasks, 𝑚 different clouds, 𝐸𝑇 𝑀 matrix
Output: A schedule generated by CMMS
1: Form a mappable task set 𝑃
2: while there are tasks not assigned do
3:
Update mappable task set 𝑃
4:
for 𝑖: task 𝑣𝑖 ∈ 𝑃 do
5:
Pull resource status information from all other manager servers
6:
Get the earliest resource available time, with the consideration of the dataset transferring time, responsed from all other manager servers
7:
Find the cloud 𝐶𝑚𝑖𝑛 (𝑣𝑖 ) giving the earliest finish time of 𝑣𝑖 , assuming no other
task preempts 𝑣𝑖
8:
end for
9:
Find the task-cloud pair(𝑣𝑘 , 𝐶𝑚𝑖𝑛 (𝑣𝑘 )) with the earliest finish time in the pairs generated in for-loop
10:
Assign task 𝑣𝑘 to cloud 𝐷𝑚𝑖𝑛 (𝑣𝑘 )
11:
Remove 𝑣𝑘 from 𝑃
12:
Update the mappable task set 𝑃
13: end while
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Energy-aware local mapping
A manager server uses a slot table to record execution schedules of all resources, i.e.,
servers, in its cloud. When an AR task is assigned to a cloud, the manager server of this
cloud will first check the resource availability in this cloud. Since AR tasks can preempt
best-effort tasks, the only case where an AR task is rejected is that most of the resources
are reserved by some other AR tasks at the required time, no enough resources left for this
task. If the AR task is not rejected, which means there are enough resources for this task, a
set of servers will be reserved by this task, using the algorithm shown in Alg. 7.4. The time
slots for transferring the disk image of the AR task and the task execution are reserved in
the slot tables of those servers. The time slots for storing and reloading the disk image of
the preempted task are also reserved if preemption happens.
When a best-effort task arrives, the manager server will put it in the execution queue.
Every time when there are enough VMs for the task on the top of the queue, a set of servers
are selected by the algorithm shown in Alg. 7.5. And the manager server also updates the
time slot table of those servers.
The objectives of Alg. 7.4 and 7.5 are to minimize the number of active servers as well
as the total energy consumption of the cloud. When every active server is fully utilized, the
required number of active servers is minimized. When task 𝑡𝑖 is assigned to cloud 𝑗, we
define the marginal workload of this task as:
𝑤𝑙𝑚 (𝑡𝑖 ) = 𝑤𝑙(𝑡𝑖 )

mod 𝐶(𝑆𝑗 )

(7.4)

where 𝑆𝑗 represents the kind server in cloud 𝑗, and 𝐶(𝑆𝑗 ) is the workload capacity of
server 𝑆𝑗 . To find the optimal local mapping, we group all the tasks that can be executed
simultaneously, and sort them in the descending order of their marginal workloads. For
each of the large marginal workload task, we try to find some small marginal workload
tasks to fill the gap and schedule them on a server.
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Algorithm 7.4 Energy-aware local mapping for AR tasks
Input: A set of AR tasks 𝑇 , which require to start at the same time. A set of servers 𝑆
Output: A local mapping
1: for 𝑡𝑖 ∈ 𝑇 do
2:
Calculate 𝑤𝑙𝑚 (𝑡𝑖 )
∑
3:
if 𝑤𝑙(𝑡𝑖 ) − 𝑤𝑙𝑚 (𝑡𝑖 ) < 𝑠𝑖 ∈𝑖𝑑𝑙𝑒 (𝐶(𝑠𝑖 )) then
4:
Schedule 𝑤𝑙(𝑡𝑖 ) − 𝑤𝑙𝑚 (𝑡𝑖 ) to the idle servers
5:
else
6:
First schedule a part of 𝑤𝑙(𝑡𝑖 ) − 𝑤𝑙𝑚 (𝑡𝑖 ) to the idle servers
7:
Schedule the rest of 𝑤𝑙(𝑡𝑖 ) − 𝑤𝑙𝑚 (𝑡𝑖 ) to the active servers, preempting the besteffort tasks
8:
end if
9: end for
10: Sort tasks in 𝑇 in the descending order of marginal workload, form list 𝐿𝑑
11: Sort tasks in 𝑇 in the ascending order of marginal workload, form list 𝐿𝑎
12: while T is not empty do
13:
𝑡𝑎 = top(𝐿𝑑 )
14:
if there exists a server j: 𝐶(𝑗) = 𝑤𝑙𝑚 (𝑡𝑎 ) then
15:
Schedule the 𝑤𝑙𝑚 (𝑡𝑎 ) to server j
16:
end if
17:
𝑠𝑎 = max𝑠𝑖 ∈𝑆 (𝐶(𝑠𝑖 ))
18:
Schedule 𝑡𝑎 to 𝑠𝑎 , delete 𝑡𝑎 from 𝑇 , 𝐿𝑑 , and 𝐿𝑎
19:
for k: 𝑡𝑘 ∈ 𝐿𝑎 do
20:
if 𝐶(𝑠𝑎 ) > 0 and 𝐶(𝑠𝑎 ) ≥ 𝑤𝑙𝑚 (𝑡𝑘 ) then
21:
Schedule 𝑡𝑘 to 𝑠𝑎 , delete 𝑡𝑘 from 𝑇 , 𝐿𝑑 , and 𝐿𝑎
22:
else
23:
Break
24:
end if
25:
end for
26: end while
Feedback information
In the two static scheduling algorithms presented above, the objective function when making decision about assigning a certain task is the earliest estimated finish time of this task.
The estimated finish time of task i running on cloud j, 𝜏𝑖,𝑗 , is as below:
𝜏𝑖,𝑗 = 𝐸𝑅𝐴𝑇𝑖,𝑗 + 𝑆𝐼 /𝑏 + 𝐸𝑇 𝑀𝑖,𝑗

(7.5)

𝑆𝐼 is the size of this disk image, 𝑏 is the network bandwidth. 𝐸𝑅𝐴𝑇𝑖,𝑗 is the earliest
resource available time based the information from the pull operation. It is also based on

173

Algorithm 7.5 Energy-aware local mapping for best-effort task
Input: A set of best-effort tasks 𝑇 , which can start at the same time. A set of servers 𝑆
Output: A local mapping
1: for 𝑡𝑖 ∈ 𝑇 do
2:
Calculate 𝑤𝑙𝑚 (𝑡𝑖 )
3:
Schedule 𝑤𝑙(𝑡𝑖 ) − 𝑤𝑙𝑚 (𝑡𝑖 ) to the idle servers
4: end for
5: Form a set of active servers 𝑆𝑔 that 𝐶(𝑠𝑖 ) > 0, ∀𝑠𝑖 ∈ 𝑆𝑔
6: Sort tasks in 𝑇 in the descending order of marginal workload, form list 𝐿𝑑
7: Sort tasks in 𝑇 in the ascending order of marginal workload, form list 𝐿𝑎
8: while T is not empty do
9:
𝑡𝑎 = top(𝐿𝑑 )
10:
if there exists a server j in 𝑆𝑔 : 𝐶(𝑗) = 𝑤𝑙𝑚 (𝑡𝑎 ) then
11:
Schedule the 𝑤𝑙𝑚 (𝑡𝑎 ) to server j
12:
end if
13:
𝑠𝑎 = max𝑠𝑖 ∈𝑆𝑔 (𝐶(𝑠𝑖 ))
14:
if 𝐶(𝑠𝑎 ) < 𝑤𝑙𝑚 (𝑡𝑎 ) then
15:
𝑠𝑎 = 𝑎𝑛𝑦𝑖𝑑𝑙𝑒𝑠𝑒𝑟𝑣𝑒𝑟
16:
end if
17:
Schedule 𝑡𝑎 to 𝑠𝑎 , delete 𝑡𝑎 from 𝑇 , 𝐿𝑑 , and 𝐿𝑎
18:
for k: 𝑡𝑘 ∈ 𝐿𝑎 do
19:
if 𝐶(𝑠𝑎 ) > 0 and 𝐶(𝑠𝑎 ) ≥ 𝑤𝑙𝑚 (𝑡𝑘 ) then
20:
Schedule 𝑡𝑘 to 𝑠𝑎 , delete 𝑡𝑘 from 𝑇 , 𝐿𝑑 , and 𝐿𝑎
21:
else
22:
Break
23:
end if
24:
end for
25: end while
the current task queue of cloud j and the schedule of execution order. But the estimated
finish time from (7.5) may not be accurate. For example, as shown in Fig. 7.5(a), we
assume there are three clouds in the system. The manager server of cloud A needs to
assign a best-effort task i to a cloud. According to equation 7.5, cloud C has the smallest
𝜏 . So manager server A transfers task i to cloud C. Then manager server of cloud B needs
to assign an AR task j to a cloud. Task j needs to reserve the resource at 8. Cloud C has the
smallest 𝜏 again. manager server B transfers task j to cloud C. Since task j needs to start
when i is not done, task j preempts task i at time 8, as shown in Fig. 7.6. In this case, the
actual finish time of task i is not the same as expected.
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(a)

(b)

Figure 7.5: An example of resource contention. (a) Two tasks are submitted to a heterogeneous clouds system. (b)The earliest resource available times (ERAT), the image
transferring time (SI/b), and the execution time (EMT) of two tasks on different clouds

Figure 7.6: The estimated and the actual execution order of the cloud C
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In order to reduce the impacts of this kind of delays, we use a feedback factor in computing the estimated finish time. As discussed previously in this chapter, we assume once
a task is done, the cloud will push the resource status information to the original cloud.
Again, using our example in Fig. 7.5, when task i is done at time 𝑇𝑎𝑐𝑡 𝑓 𝑖𝑛 (=14), manager
server C informs manager server A that task i is done. With this information, the manager
server A can compute the actual execution time Δ𝜏𝑖,𝑗 of task i on cloud j:
Δ𝜏𝑖,𝑗 = 𝑇𝑎𝑐𝑡 𝑓 𝑖𝑛 − 𝐸𝑅𝐴𝑇𝑖,𝑗

(7.6)

And the feedback factor 𝑓 𝑑𝑗 of cloud j is :
𝑓 𝑑𝑗 = 𝛼 ×

Δ𝜏𝑖,𝑗 − 𝑆𝐼 /𝑏 − 𝐸𝑇 𝑀𝑖,𝑗
𝑆𝐼 /𝑏 + 𝐸𝑇 𝑀𝑖,𝑗

(7.7)

𝛼 is a constant between 0 and 1. So a feedback estimated earliest finish time 𝜏𝑓 𝑑𝑖,𝑗 of task i
running on cloud j is as follows:
𝜏𝑓 𝑑𝑖,𝑗 = 𝐸𝑅𝐴𝑇𝑖,𝑗 + (1 + 𝑓 𝑑𝑗 ) × (𝑆𝐼 /𝑏 + 𝐸𝑇 𝑀𝑖,𝑗 )

(7.8)

In our proposed dynamic cloud list scheduling (DCLS) and dynamic cloud min-min
scheduling (DCMMS), every manager server stores feedback factors of all clouds. Once a
manager server is informed that a task originally from it is done, it will update the value
of the feedback factor of the task-executing cloud. For instance, in the previous example,
when cloud C finishes task i and informs that to the manager server of cloud A, this manager
server will update its copy of feedback factor of cloud C. When the next task k is considered
for assignment, the 𝜏𝑓 𝑑𝑘,𝐶 is computed with the new feedback factor and used as objective
function.

7.6

Experimental results

Experiment setup
We evaluate the performance of our dynamic algorithms through our own written simulation environment that acts like the IaaS cloud system. We simulate workloads with job
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Table 7.1: The mapping of job traces to applications
parameter in our model
task id
application arrival time
task execution time
# of CPU required by a task

values in job traces
job ID
Min(job start time)
job end time - job start time
length(node list) * cpu per node

Table 7.2: Comparison of three data center. The job trace LLNL-uBGL was obtained from
a small uBGL, which has the same single core performance as the one shown in this table
Data
center
Thunder
Altas
uBGL(big)

Peak performance
(TFLOP/s)
23
44.2
229.4

Number
of CPUs
4096
9216
81920

normalized
performance per core
1
0.85
0.50

traces from the Parallel Workloads Archive [194]. We select three different job traces:
LLNL-Thunder, LLNL-Atlsa, and LLNL-uBGL. For each job tracer, we extract four values: the job ID, the job start time, the job end time, and the node list. However, job traces
from the Parallel Workloads Archive do not include information about data dependencies.
To simulate data dependencies, we first sort jobs by their start time. Then we group up to
64 adjacent jobs as one application, represented by a randomly generated DAG. Table 7.1
shows how we translate those values from job traces to the parameter we use in our application model. Note that we map the earliest job start time in an application as the arrival
time of this application, since there is no record about job arrival time in these job traces.
There are three data center in our simulation: 1) 1024 node cluster, with 4 Inetl IA64 1.4GHz Itanium processors, 8 GB memory, and 185 GB disk space per node; 2) 1152
node cluster, with 8 AMD Opteron 2.4GHz processors, 16 GB memory, and 185GB disk
space per node; and 3) 2048 processors BlueGene/L system with 512 MB memory, 80
GB memory. We select these three data center configuration based on the clusters where
LLNL-Thunder, LLNL-Atlsa, and LLNL-uBGL job traces were obtained.
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Figure 7.7: Average application execution time in the loose situation

Based on the information in [195], we compare the computational power of these three
data center in Table 7.2. With the normalized performance per core, we can get the execution time of all tasks on three different data centers. Among these applications, 20%
applications are in the AR modes, while the rest are in the best-effort modes. We assume
the bandwidth between two data centers are 1Gbps [196], the bandwidth of nodes inside
the data center are 4GBps [195], and the size of every dataset is 1TB [197]. We run these
three jobs trace separately in our simulation.
We set the arrival of applications in two different ways. In the first way, we use the
earliest start time of a application in the original job trace as the arrival time of this application. We also set the required start time of an AR application as a random start time
no later than 30 minutes after it arrives. In most of the cases, applications do not need to
contend resources in this setting. We call this a loose situation. In the other way, we set the
arrival time of applications close to each other. In this setting, we reduce the arrival time
gap between two adjacent application by 100 time. It means that applications usually need
to wait for resources in clouds. We call this a tight situation. In both these two setting, we
tunes the constant 𝛼 to show how the dynamic procedure impacts the average application
execution time. We define the execution time of an application as the time elapses from the
application is submitted to the application is finished.
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Figure 7.8: Average application execution time in the tight situation
Result
Fig. 7.7 shows the average application execution time in the loose situation. We compare
our two dynamic algorithms with the First-Come-First-Serve (FCFS) algorithm [198]. We
find out that the DCMMS algorithm has the shorter average execution time. And the dynamic procedure with updated information does not impact the application execution time
significantly. The reason the dynamic procedure do not has a significant impact on the
application execution time is that the resource contention is not significant in the loose
situation. Most of the resource contentions occurs when a AR application preempts a besteffort application. So the estimated finish time of an application is usually close to the
actual finish time, which limits the effect of the dynamic procedure. And the manager
server does not call the dynamic procedure in most of the cases.
Figure 7.8 shows that DCMMS still outperforms DCLS and FCFS. And the dynamic
procedure with updated information works more significantly in the tight situation than it
does in the loose situation. Because the resource contentions are fiercer in tight situation,
the actual finish time of a task is often later than estimated finish time. And the best-effort
task is more likely preempted some AR tasks. The dynamic procedure can avoid tasks
gathering in some fast clouds. We believe that the dynamic procedure works even better in
a homogeneous cloud system, in which every task runs faster in some kinds of VMs than
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Table 7.3: Feedback improvements in different cases
Arrical gap DLS FDLS FeedbackDMMSFDMMSFeedback
reduce times
(𝛼 = 1) improv.
(𝛼 = 1) improv.
1
237.82253.59 -6.63% 206.31 223.47 -8.32%
20
309.35286.55 7.37% 262.66 255.44 2.75%
40
445.74397.15 10.9% 385.48 336.52 12.7%
60
525.32420.83 19.89% 448.04 343.60 23.31%
80
729.56537.28 26.36% 648.37 440.05 32.13%
100
981.41680.22 30.69% 844.33 504.66 40.23%

Table 7.4: Average application execution time with various percentages of AR applications
in the loose situation (𝛼 = 0.8)

FCFS
DCLS
DCMMS

0%
1
0.81
0.77

20%
1
0.75
0.56

50%
1
0.61
0.52

80%
1
0.55
0.46

100%
1
0.49
0.44

in some other kinds.
In order to find out the relationship between resource contention and feedback improvement, we increase the resource contention by reducing the arrival time gap between two
adjacent applications. We reduce this arrival time gap by 20, 40, 60, 80, and 100 times,
respectively. In the setting with original arrival time gap, an application usually come after
the former application is done. Resource contention is light. And when arrival time gaps
are reduced by 100 times, it means during the execution of an application, there may be
multiple new applications arriving. Resource contention is heavy in this case. As shown
in Table 7.3, the improvement caused by feedback procedure increases as the resource
contention become heavier.
We also test our proposed algorithms in setups with various percentages of AR applications, as shown in Table 7.4 and 7.5. The values in the first row represent how many
applications are set as the AR applications. The values in the second, the third, and the
fourth row are the average application execution time, normalized by the corresponding
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Table 7.5: Average application execution time with various percentages of AR applications
in the tight situation (𝛼 = 0.8)

FCFS
DCLS
DCMMS

0%
1
0.63
0.51

20%
1
0.55
0.38

50%
1
0.49
0.32

80%
1
0.43
0.30

100%
1
0.38
0.27

Figure 7.9: Energy consumption in the loose situation. Columns without “(EL)” are schedules without energy-aware local mapping. And columns with “(EL)” are schedules with
energy-aware local mapping.

execution time with the FCFS algorithm. From these two tables, we can observe that
higher percentage of AR applications leads to a better improvement of the DLS and the
DCMMS algorithm, compared to the FCFS algorithm, in both the loose situation and the
tight situation. The reason is that more AR applications cause longer delays of the besteffort applications. By using the feedback information, our DLS and DCMMS can reduce
workload unbalance, which is the major drawback of the FCFS algorithm. Furthermore,
we compare the energy consumption of three algorithms, shown in Fig. 7.9 and 7.10. Both
DCLS and DCMMS can reduce energy consumption compared to the FCFS algorithm. In
addition, our energy-aware local mapping further reduce the energy consumption significantly, in all three algorithms.
In the future work, we will evaluate our proposed mechanism in existing simulators, so
181

Figure 7.10: Energy consumption in the tight situation. Columns without “(EL)” are
schedules without energy-aware local mapping. And columns with “(EL)” are schedules
with energy-aware local mapping.
that results can be reproduced easier by other researchers. In addition, we will investigate
the implementation of our design in the real-world cloud computing platform. A reasonable
way to achieve this goal is to combine our design with the Hadoop platform [171]. The
multi-cloud scheduling mechanism and algorithms in our design can be used on the top
of the Hadoop platform, distributing applications in the federated multi-cloud platform.
When a give task is assigned to a cloud, the Hadoop will be used to distribute tasks to
multiple nodes. And our proposed energy-aware local mapping design can be implemented
in the Hadoop Distributed File System, which enables the “rack awareness” feature for data
locality inside the data center.

7.7

Conclusion

The cloud computing is emerging with rapidly growing customer demands. In case of significant client demands, it may be necessary to share workloads among multiple data centers, or even multiple cloud providers. The workload sharing is able to enlarge the resource
pool and provide even more flexible and cheaper resources. In this chapter, we present a
resource optimization mechanism for preemptable applications in federated heterogeneous
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cloud systems. We also propose two novel online dynamic scheduling algorithms, DCLS
and DCMMS, for this resource allocation mechanism. Experimental results show that the
DCMMS outperforms DCLS and FCFS. And the dynamic procedure with updated information provides significant improvement in the fierce resource contention situation. The
energy-aware local mapping in our dynamic scheduling algorithms can significantly reduce
the energy consumptions in the federated cloud system.
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Chapter 8 Conclusions

In this dissertation, we have discussed issues in the embedded system design, including
thermal issues in the 3D CMP chip, the endurance issue in the PCM, the battery issue in the
embedded system design, the impact of inaccurate information in embedded system, and
the cloud computing to move the workload to remote cloud computing facilities. Furthermore, we have presented a comprehensive set of optimization techniques for energy-aware
embedded systems.
We have presented an online 3D CMP temperature prediction model for multimedia
embedded systems. We have also proposed our real-time constrained task scheduling algorithms, the TARS algorithms, to reduce peak temperature in a 3D CMP. By considering the
the inter-iteration data dependencies and frequencies assignment collaboratively, our proposed TARS algorithms can significantly reduce the peak temperature on chip and avoid
most of the temperature violations. Our simulation results showed that our TARS algorithms can reduce peak temperature by 8.1∘ C, and avoid up to 80% violations in the top
layer and up to 100% violations in the bottom layer.
We have designed an ILP-based memory activities optimization algorithm for the PCM
main memory. In order to increase the lifetime of the PCM memory, we schedule and share
the data in SPMs, reducing the redundant writes to the PCM memory in this algorithm. Our
experimental results show that our ILP algorithm can significantly reduce the number of
write by 61% on average. In addition, the performance of the system is also improved due
to less writes that are time-consuming.
We have proposed four optimization algorithms for embedded CMP systems equipped
with the MLC/SLC PCM + DRAM hybrid memory. In our proposed algorithms, we not
only schedule and assign tasks to cores in the CMP system, but also provide a memory
configuration that balances the hybrid memory performance as well as the efficiency. Our
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experiments show that our genetic-based algorithm generates the best solutions. It significantly reduces the maximum memory usage by 76.8%, compared to the DRAM+ uniform
SLC configuration, and improves the efficiency of memory usage by 155.6%, compared to
the DRAM + uniform 4 bits/cell MLC configuration. In addition, the performance of the
system, in terms of total execution, is also improved by 101%, compared to the uniform 4
bits/cell MLC configuration.
For the battery issue in the embedded system design, we have presented a complete
model for task scheduling in distributed mobile DSP system, which includes application
model, network model as well as energy model. Using this model, we propose our batteryaware three-phase scheduling algorithms. We show that these algorithms can generate
optimal schedules while satisfying lifetime constraint, especially the one based on MinMin algorithm. These algorithms can also improve the complete ratio of the system.
We have propose a systematic method of measuring the robustness degradation with a
stochastic approach. We evaluate impacts of inaccurate information on system robustness
in two different scenarios. In our simulation, the makespan is the robustness metric. We
find that the makespan with inaccurate information increases proportional to the increase
of mean values of task execution time distribution caused by environment changes. Also,
20% to 70% penalty is caused by the inaccurate information used in making scheduling
decisions. The impact of environment changes on the robustness is linear to the degree
of how much inaccurate information (mainly the shift of means of PMFs) is generated
by these environment changes. However, the improvement of re-scheduling with updated
information mainly depends on how the task set consists of, not how inaccurate the information is. We also find that the impact of inaccurate means of PMFs is much larger
than inaccurate standard deviations. Among these three greedy algorithms, MCT performs
the best under inaccurate information. It generates schedules that are almost as optimal as
ones from Min-min where accurate information is used. And inaccurate information has
less impacts on schedules from MCT than it does on Min-min.
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Finally, we have designed a resource optimization mechanism for preemptable applications in federated heterogeneous cloud systems. We also propose two novel online dynamic scheduling algorithms, DCLS and DCMMS, for this resource allocation mechanism.
Experimental results show that the DCMMS outperforms DCLS and FCFS. And the dynamic procedure with updated information provides significant improvement in the fierce
resource contention situation. The energy-aware local mapping in our dynamic scheduling
algorithms can significantly reduce the energy consumptions in the federated cloud system.
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